Download Print this page

Altera Cyclone V Boot Manual page 4

Hps soc
Hide thumbs Also See for Cyclone V:

Advertisement

4
Boot from SD/MMC
The following table presents the possible BSEL options, together with the actual jumper settings on the
Cyclone V Development kit, rev D:
BSEL
0
Reserved
1
FPGA
2
1.8 V NAND
3
3.3 V NAND
4
1.8 V SD/MMC
5
3.3 V SD/MMC
6
1.8 V SPI or quad SPI
7
3.3 V SPI or quad SPI
There are four boot options:
• Indirect execution - When booting from flash (SD/MMC/QSPI/NAND):
1. The code is loaded by the Boot ROM from the flash to the OCRAM.
2. Run the code from this location
• Direct execution - When booting from FPGA, the Boot ROM simply jumps to an address in the FPGA
address space.
• FPGA fallback boot - If the selected boot mode fails, the Boot ROM will try to jump to a fallback image
in the FPGA, if it exists.
• RAM boot - If an Warm Boot, the System Manager can be configured so that the Boot ROM directly
jumps to a location in OCRAM.
Boot from SD/MMC
When booting from SD/MMC, two different options are available:
• Raw mode - Preloader images are located at address0 on the card.
• Partition mode - Preloader images are located at offset 0 on a custom partition with ID=A2 on the
card.
Altera Corporation
Description
Right
Left
-
-
-
Left
-
Left
Cyclone V Dev Kit Switches
J28:BSEL0
J28:BSEL0
Right
Right
-
-
-
Right
-
Left
HPS SoC Boot Guide - Cyclone V SoC Development Kit
2016.01.27
J28:BSEL0
Right
Right
-
-
-
Left
-
Left
Send Feedback
AN-709

Advertisement

loading
Need help?

Need help?

Do you have a question about the Cyclone V and is the answer not in the manual?

Subscribe to Our Youtube Channel