Sony/Philips Digital Interface (S/Pdif); Hbr Audio; Hot Plug Detect (Hpd) Pin; Power Down / I2C Address (Pd/Ad) - Analog Devices ADV7511W Hardware User's Manual

ADV7511W
AES3 Direct Audio
Figure 14
LRCLK
Channel A
SCLK
I2S[3:0]
LSB
Frame n

Sony/Philips Digital Interface (S/PDIF)

6.1.3.3
The ADV7511W is capable of accepting two-channel linear pulse code modulation (LPCM) and encoded audio up to a
192KHz sampling rate via the S/PDIF. S/PDIF audio input is selected by setting R0x0A[4] = '1' . The ADV7511W is capable of
accepting S/PDIF with or without an MCLK
For timing information see ▶Figure 4.
S/PDIF Data Timing
Figure 15
S/PDIF

HBR Audio

6.1.3.4
High Bit-Rate audio uses the HBR audio packets to transfer compressed data at rates greater than 6.144Mbps across
the TMDS link. For additional information, refer to IEC61937.

Hot Plug Detect (HPD) pin

6.1.4
The Hot Plug Detect (HPD) pin is an input which detects if a DVI or HDMI sink is connected. If the voltage on HPD
is greater than 1.2V, then the ADV7511W considers an HDMI/DVI sink is connected. If the voltage is below 1.2V,
then the ADV7511W considers no sink is connected. The HPD must be connected to the HDMI connector. A 10KΩ
(+/-10%) pull down resistor to ground is recommended: this ensures that 0V is present on the HPD pin when no sink
is connected.

Power Down / I2C Address (PD/AD)

6.1.5
The Power Down / Address (PD/AD) input pin can be connected to GND or AVDD (through a 2KΩ (+/-10%) resistor
or a control signal). The device address and power down polarity are set by the state of the PD/AD pin when the
ADV7511W supplies are applied. For example, if the PD/AD pin is low (when the supplies are turned on) then the
Page 30
of 45
V U C P
MSB
32 Clock Slots
input. When no MCLK is present the
Sync Impulse
Channel B
LSB MSB V
AES3 Direct Audio
R0x0C[1:0] = '11'
Data
T
1.5*T
MCLK
MCLK
HARDWARE USER'S GUIDE
U C
P
32 Clock Slots
generates its own MCLK.
ADV7511W
0.5*T
MCLK
Rev.A
Frame n + 1
Rev A