Table 8 Ycbcr 4:2:2 (8 Bits) Ddr With Separate Syncs: Input Id = 6, Right Justified (R0X48[4:3] = '01'); Table 9 Ycbcr 4:2:2 (8 Bits) Ddr With Separate Syncs: Input Id = 6, Left Justified (R0X48[4:3] = '10') - Analog Devices ADV7511W Hardware User's Manual

ADV7511W
YCbCr 4:2:2 (8 bits) DDR with Separate Syncs: Input ID = 6, right justified (R0x48[4:3] = '01')
Table 8
Input Format
23 22
YCrCB 422 Sep.
Syncs (DDR)
8 bit
8 bit
8 bit
An input format of YCbCr 4:2:2 DDR can be selected by setting the input ID (R0x15 [3:0]) to 0x6. The three different input pin assignment
styles are shown in the table. The Input Style can be set in R0x16[3:2]. The data bit width (8 bits) must be set with R0x16 [5:4]. The Data Input
Edge is defined in R0x16 [1]. The 1
st
edge rising edge; 0b0 = 1 edge falling edge. Pixel 0 is the first pixel of the 4:2:2 word and should be where DE starts.
YCbCr 4:2:2 (8 bits) DDR with Separate Syncs: Input ID = 6, left justified (R0x48[4:3] = '10')
Table 9
Input Format
23 22
YCrCB 422 Sep.
Syncs (DDR)
8 bit
8 bit
8 bit
An input format of YCbCr 4:2:2 DDR can be selected by setting the input ID (R0x15 [3:0]) to 0x6. The three different input pin assignment
styles are shown in the table. The Input Style can be set in R0x16[3:2]. The data bit width (8 bits) must be set with R0x16 [5:4]. The Data Input
Edge is defined in R0x16 [1]. The 1
st
edge rising edge; 0b0 = 1 edge falling edge. Pixel 0 is the first pixel of the 4:2:2 word and should be where DE starts.
Page 24
of 45
21 20 19 18 17 16
st nd
and the 2 edge may be the rising or falling edge. The Data Input Edge is defined in R0x16 [1]. 0b1 = 1
21 20 19 18 17 16
st nd
and the 2 edge may be the rising or falling edge. The Data Input Edge is defined in R0x16 [1]. 0b1 = 1
Data<23:0>
15 14 13 12 11 10
Style 1
Style 2
Style 3
Data<23:0>
15 14 13 12 11 10
Style 1
Cb[3:0] Y[3:0]
Cb[7:4] Y[7:4]
Cr[3:0] Y[3:0]
Cr[7:4] Y[7:4]
Style 2
Y[7:0]
Cb[7:0]
Y[7:0]
Cr[7:0]
Style 3
Cb[7:0]
Y[7:0]
Cr[7:0]
Y[7:0]
HARDWARE USER'S GUIDE
9 8 7 6 5 4 3
Cb[3:0]
Cb[7:4]
Cr[3:0]
Cr[7:4]
Y[7:0]
Cb[7:0]
Y[7:0]
Cr[7:0]
Cb[7:0]
Y[7:0]
Cr[7:0]
Y[7:0]
9 8 7 6 5 4 3
Rev.A
2 1 0
Y[3:0]
Y[7:4]
Y[3:0]
Y[7:4]
st
2 1 0
st
Rev A