Epson 0C88832 Technical Manual page 41

Cmos 8-bit single chip microcomputer
Table of Contents

Advertisement

The interrupt selection registers SIK00–SIK03,
SIK04–SIK07 and SIK10 and input comparison
registers KCP00–KCP03, KCP04–KCP07 and KCP10
for each port are used to set the interrupt genera-
tion condition described above.
Input port interrupt can be permitted or prohibited
by the setting of the interrupt selection register SIK.
In contrast to the interrupt enable register EK
which masks the interrupt factor for each series of
terminals, the interrupt selection register SIK is
masks the bit units.
The input comparison register KCP selects whether
the interrupt for each input port will be generated
on the rising edge or the falling edge of input.
When the data content of the input terminals in
which interrupt has been permitted by the interrupt
selection register SIK and the data content of the
input comparison register KCP change from a
conformity state to a non-conformity state, the
interrupt factor flag FK should be set to "1" and an
interrupt is generated.
Figure 5.4.3.2 shows an example of interrupt
generation in the series of terminals K0L (K00–K03).
Interrupt selection register
SIK03
SIK02
SIK01
1
1
1
With the settings shown above, interrupt of K0L (K00–K03) is generated under the condition shown below.
Input port
(1)
K03
K02
K01
1
0
1
(2)
K03
K02
K01
1
0
1
(3)
K03
K02
K01
0
0
1
(4)
K03
K02
K01
0
1
1
E0C88832/88862 TECHNICAL MANUAL
5 PERIPHERAL CIRCUITS AND THEIR OPERATION (Input Ports)
Input comparison register
SIK00
KCP03
KCP02
KCP01
0
1
0
K00
0
(Initial values)
K00
1
K00
→ Interrupt generation
1
Because interrupt has been prohibited for K00, interrupt will be generated
K00
when non-conformity occurs between the contents of the three bits
1
K01–K03 and the three bits input comparison register KCP01–KCP03.
Fig. 5.4.3.2 Interrupt generation example in K0L (K00–K03)
Because interrupt has been prohibited for K00 by
the interrupt selection register SIK00, with the
settings as shown in (2), an interrupt will not be
generated.
Since K03 is "0" in the next settings (3) in the figure,
the non-conformity between the input terminal
data K01–K03 where interrupt is permitted and the
data from the input comparison registers KCP01–
KCP03 generates an interrupt.
In line with the explanation above, since the change
in the contents of input data and input comparison
registers KCP from a conformity state to a non-
conformity state introduces an interrupt generation
condition, switching from one non-conformity state
to another, as is the case in (4) in the figure, will not
generate an interrupt. Consequently, in order to be
able to generate a second interrupt, either the input
terminal must be returned to a state where its
content is once again in conformity with that of the
input comparison register KCP, or the input
comparison register KCP must be reset.
Input terminals for which interrupt is prohibited
will not influence an interrupt generation condi-
tion.
Interrupt is generated in exactly the same way in
the other two series of terminals K0H (K04–K07)
and K1 (K10).
KCP00
1
0
EPSON
35

Advertisement

Table of Contents
loading

This manual is also suitable for:

88862

Table of Contents