HP 16550A User Reference page 48

100-mhz state/500-mhz timing logic analyzer
Hide thumbs Also See for 16550A:
Table of Contents

Advertisement

The Format Menu
Timing Acquisition Mode Field (Timing only)
As you can see, transitions are stored in two different ways, depending
strictly on chance. Remember that the transition detector only looks at the
full 34 bits while the data is stored as two 17-bit samples. So, the transition
detector will not see time-tag 3 (101/000) as a transition. However, when it
compares it to time-tags 2 (101/101) or 4 (000/000), it sees a difference and
detects them as transitions. For this first set of time-tags, the transition
detector sees more transitions than are really there. This causes the analyzer
to store 6 samples per transition (three 34-bit sample pairs), instead of just
two, as in the 125-MHz mode. If all the transitions will be stored in this way
throughout the trace, the minimum number of stored transitions are 682
(4096/6).
However, as you see with time-tags 7 (000/000) and 8 (001/001), transitions
can fall between the pairs of samples. When this happens, only one transition
is detected and only 4 samples (two sample pairs) are stored. If all
transitions will be stored in this way, 1023 (4096/4) transitions are stored.
From run to run, the actual number of transitions stored for transitions that
occur at a slower rate will fall between these two numbers, based on the
probability of a transition falling between a sample pair or falling within a
sample pair.
Maximum Transitions Stored The following example shows the case
where the transitions are occurring at a 4 ns rate:
Maximum Transitions Stored
4–10

Advertisement

Table of Contents
loading

Table of Contents