Panasonic FP0R User Manual page 206

Hide thumbs Also See for FP0R:
Table of Contents

Advertisement

Control code settings
Bits 0–15 of the control code are allocated in groups of four. The bit setting in each group is
represented by a hex number (e.g. 0002 0001 0000 1001 = 16#2109).
15
12 11
IV
III
Group IV
1
Channel number (channel n: 16#n)
Group III
1 (fixed)
Position control start request
2
0: disabled
Decelerated stop request
Group II
3
0: disabled
Near home input (bit 4) (see note)
4
0: FALSE
Pulse output (bit 3)
5
0: continue
Clear pulse output control (bit 2)
6
0: continue
Group I
Count (bit 1)
7
0: permit
Reset elapsed value to 0 (bit 0)
8
0: no
Example: 16#2109
Group Value Description
2
Channel number: 2
IV
1
(fixed)
III
Position control start request: disabled
0
II
Decelerated stop request: disabled
Near home input: FALSE
Hex 9 corresponds to binary 1001
Pulse output: stop (bit 3)
9
I
Clear pulse output control (bit 2)
Count: permit (bit 1)
Reset elapsed value to 0: yes (bit 0) 1
NOTE
Performing a forced stop may cause the elapsed value at the PLC output
side to differ from the elapsed value at the motor input side. Therefore, you
must execute a home return after pulse output has stopped.
8
7
4
3
II
1: enabled
1: enabled
1: TRUE
1: stop
1: stop
1: prohibit
1: yes
High-Speed Counter and Pulse Output
0
I
1
0
0
205

Advertisement

Table of Contents
loading

Table of Contents