Table of Contents
Advertisement
Addressing/Address Assignments
Address
1001
E(E)PROM
submodule
(max. 48 K
statements
useful/
copied to
internal RAM)
CFFE
Accesses via the control program are
only possible with the LDI and TDI
operations (not with LIR, TIR and TNB).
Figure 6-11. Memory Allocation on the CPU (Continued)
Note
The block start address on bank 1 are even-numbered addresses.
The block start addresses on bank 2 are odd-numbered addresses.
6-14
Address
Internal
user memory
(RAM) 24 K statements
BANK 2
For program only
(OBs, FBs, SBs, PBs)
0000
"Intelligent" I/Os
H
1000
H
Internal
.
.
user memory
.
(RAM) 24 K statements
BANK 1
D000
(Internal data)
H
.
DC00
Block address list
H
E600
(Internal data)
H
.
EA00
System data SD
H
.
EC00
Timers T
H
.
ED00
Counters C
H
.
EE00
Flags F
H
.
EF00
Process I/O image
H
.
F000
I/O area and
H
.
internal registers
FFFF
H
CPU 944
S5-115U Manual
Kbytes
0
4
.
.
.
52
.
55
.
.
.
57,50
.
58,50
.
59
.
59,25
.
59,50
.
59,75
.
60
.
64
EWA 4NEB 811 6130-02b
Advertisement
Table of Contents
