Siemens SIMATIC S5-100U System Manual page 181

Simatic s5 series cpu 100/102/103
Hide thumbs Also See for SIMATIC S5-100U:
Table of Contents

Advertisement

S5-100U
Stored On-Delay and Reset
Example:
Output Q 1.0 is set 5 s after I 0.0.
Further changes in the signal state at input I 0.0 do not affect the output.
Input I 0.1 resets timer T 4 to its initial value and sets output Q 1.0 to zero.
Timing Diagram
Signal states
1
0
1
0
1
0
5
STL
A
I
0.0
L
KT 500.0
SS
T
4
I 0.0
A
I
0.1
KT 500.0
R
T
4
NOP 0
I 0.1
NOP 0
A
T
4
=
Q
1.0
Note
The time tolerance is equivalent to the time base.
EWA 4NEB 812 6120-02b
I 0.0
I 0.1
Q 1.0
Time
in s
5
CSF
T 4
T
s
TV
BI
DE
R
Q
Q 1.0
STEP 5 Operations
Circuit Diagram
I 0.1
H 1
I 0.0
T 4
Q 1.0
H 1: Auxiliary relay
LAD
T 4
I 0.0
T
s
KT 500.0
TV
BI
DE
I 0.1
R
Q
Q 1.0
H 1
H 1
8-23

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents