Detailed Register Bit Descriptions - Motorola MVME5100 Programmer's Reference Manual

Hide thumbs Also See for MVME5100:
Table of Contents

Advertisement

System Memory Controller (SMC)
3

Detailed Register Bit Descriptions

3-38
Notes 1. All empty bit fields are reserved and read as zeros.
2. All status bits are shown in italics.
3. All control bits are shown with underline.
4. All control-and-status bits are shown with italics and
underline.
The following sections describe the registers and their bits in detail. The
possible operations for each bit in the register set are as follows:
R
The bit is a read only status bit.
R/W
The bit is readable and writable.
R/C
The bit is cleared by writing a one to itself.
The possible states of the bits after local and power-up reset are as defined
below.
P
The bit is affected by power-up reset (PURST_).
L
The bit is affected by local reset (RST_).
X
The bit is not affected by reset.
V
The effect of reset on the bit is variable.
Computer Group Literature Center Web Site

Advertisement

Table of Contents
loading

Table of Contents