I2C - Motorola MVME5100 Programmer's Reference Manual

2
I C Page Write
2
The I
of sending a stop sequence after the first data word, the I
controller will transmit more data words before a stop sequence is
generated. The first step in the programming sequence should be to test the
i2_cmplt bit for the operation-complete status. The next step is to initiate a
start sequence by first setting the i2_start and i2_enbl bits in the I
Control Register and then writing the device address (bits 7-1) and write
bit (bit 0=0) to the I
automatically clear with the write cycle to the I
Register. The I
and i2_ackin bits. The i2_cmplt bit becomes set when the device address
and write bit have been transmitted, and the i2_ackin bit provides status as
to whether or not a slave device acknowledged the device address. With
the successful transmission of the device address, the initial word address
will be loaded into the I
the slave device. Again, i2_cmplt and i2_ackin bits must be tested for
proper response. After the initial word address is successfully transmitted,
the first data word loaded into the I
transferred to the initial address location of the slave device. After
i2_cmplt and i2_ackin bits have been tested for proper response, the next
data word loaded into the I
to the next address location of the slave device, and so on, until the block
transfer is complete. A stop sequence then must be transmitted to the slave
device by first setting the i2_stop and i2_enbl bits in the I
Register and then writing a dummy data (data=don't care) to the I
Transmitter Data Register. The I
test i2_cmplt bit for the operation-complete status. The stop sequence will
initiate a programming cycle for the serial EEPROM and also relinquish
the ASIC master's possession of the I
suggested software flow diagram for programming the I
operation.
http://www.motorola.com/computer/literature
C page write is initiated the same as the I
2
C Transmitter Data Register. The i2_cmplt bit will be
2
C Status Register must now be polled to test the i2_cmplt
2
C Transmitter Data Register to be transmitted to
2
C Transmitter Data Register will be transferred
Functional Description
2
C byte write, but instead
2
C Transmitter Data
2
C Transmitter Data Register will be
2
C Status Register must now be polled to
2
C bus. Figure 3-8
2
C master
2
C
2
C Control
2
C
shows the
2
C page write
3-29
3