I2C Byte Write - Motorola MVME5100 Programmer's Reference Manual

Hide thumbs Also See for MVME5100:
Table of Contents

Advertisement

2
I
C Byte Write
2
The I
if the I
first step in the programming sequence should be to test the i
for the operation-complete status. The next step is to initiate a start
sequence by first setting the i
Register and then writing the device address (bits 7-1) and write bit (bit
0=0) to the I
automatically clear with the write cycle to the I
Register. The I
2
and i
and write bit have been transmitted, and the i
to whether or not a slave device acknowledged the device address. With
the successful transmission of the device address, the word address will be
loaded into the I
device. Again, i
response. After the word address is successfully transmitted, the next data
loaded into the I
address location selected previously within the slave device. After
2
i
_cmplt and i
sequence must be transmitted to the slave device by first setting the i
2
and i
(data=don't care) to the I
Register must now be polled to test i
status. The stop sequence will initiate a programming cycle for the serial
EEPROM and also relinquish the ASIC master's possession of the I
Figure 3-5
2
the I
C byte write operation.
http://www.motorola.com/computer/literature
C Status Register contains the i
2
C master controller is ready to perform an operation. Therefore, the
2
C Transmitter Data Register. The i
2
C Status Register must now be polled to test the i
2
_ackin bits. The i
_cmplt bit becomes set when the device address
2
C Transmitter Data Register to be transmitted to the slave
2
_cmplt and i2_ackin bits must be tested for proper
2
C Transmitter Data Register will be transferred to the
2
_ackin bits have been tested for proper response, a stop
2
enbl bits in the I
C Control Register and then writing a dummy data
2
C Transmitter Data Register. The I
shows the suggested software flow diagram for programming
2
_cmplt bit which is used to indicate
2
2
start and i
enbl bits in the I
2
_cmplt bit will be
2
C Transmitter Data
2
_ackin bit provides status as
2
_cmplt bit for the operation-complete
Functional Description
2
_cmplt bit
2
C Control
2
_cmplt
2
stop
2
C Status
2
C bus.
3-23
3

Advertisement

Table of Contents
loading

Table of Contents