Table of Contents
Advertisement
MVME712X 2-8, 3-16
N
NCR 53C710 SCSI I/O controller 2-22
negation 1-3
network boot 4-8
network boot control module 4-20
network controller data C-1
C-1
network I/O error codes 4-21
network I/O support 4-19
no display D-1
Non-Volatile RAM (NVRAM) (see Bat-
tery Backed Up RAM, BBRAM,
and MK48T08) A-1
normal address range 2-24
numeric value 5-4
NVRAM (Non-Volatile RAM) (see Bat-
tery Backed Up RAM, BBRAM,
and MK48T08) 2-16, A-1
O
object code 5-10
offset registers 5-7
onboard DRAM 2-15
onboard memory mezzanine module 2-2
operating environment 5-11
operational parameters A-3
option field 5-3
optional battery backup 2-14
overview of M68000 firmware 4-1
overview of MVME167 single board
computer 2-1
overview of start-up procedure 3-2
I
P
N
P1 2-7
D
P2 2-7
E
P2 adapter board 3-19
X
packed decimal real 5-21
parallel (printer) port 2-3
IN-14
parallel port interface 2-20
parameter tables 4-13, 4-18
parity mezzanines 2-15
PCCchip2 2-9, 2-20
8-, 16-, and 32-bit accesses to the
MK48T08 2-17
peripheral connection procedures 3-20
port 0 or 00 5-9
port 1 or 01 5-9
port number(s) 5-3, 5-9
power up the system 3-24
preserving the debugger operating envi-
ronment 5-11
priority of local bus masters 2-12
programmable tick timers 2-23
programming
the
VMEchip2 3-25
proper grounding E-7
pseudo-registers 5-7
publications
Non-Motorola 1-8
Q
QIC-02 streaming tape drive B-2
R
range 5-4
RARP/ARP protocol modules 4-20
reading a program from disk 5-11
Real-Time Clock (RTC) 3-24
related documentation 1-5
relative address+offset 5-7
Remote Start Switch Method 4-21
reset 4-10
RESET switch 2-11
restarting 167Bug 4-5
restarting the system 4-9
RFI 3-15
ROMboot 4-7
RTC (real-time clock) 3-24
RTC power save mode 3-28
RTS/CTS E-4
Index
PPCchip2
and
Hide quick links:
Advertisement
Table of Contents
