Table 2-3: Interrupt Control Register Bit Map - Advantech UNO-2050 User Manual

Gx1-300 universal network controller with 2 x lan, 2 x rs-232, 2 x isolated rs-232/422/485, 16 x isolated di/o
Table of Contents

Advertisement

IRQ Level
The IRQ level is set automatically by the system BIOS. There is no
need for users to set the IRQ level. Only one IRQ level is used al-
though it has several interrupt sources.
Interrupt Control Register
The Interrupt Control Register controls the function and status of each
interrupt signal source. Table 2-3 shows the bit map of the Interrupt
Control Register. The register is readable/writable register. While being
written, it is used as a control register; and while being read, it is used
as a status register.
Base Address
Base+02H
Base+03H
Base+07H
DI0EN & DI1EN: DI0 & DI1 Interrupt disable/enable control bit
DI0TE & DI1TE: DI0 & DI1 Interrupt triggering edge control bit
DI0F & DO1F: DI0 & DI1 interrupt flag bit
Interrupt Enable Control Function
The user can choose to enable or disable the interrupt function by
writing its corresponding value to the interrupt disable/enable control
bit in the interrupt control register, as shown in Table 2-4
1 4
UNO-2050 User's Manual

Table 2-3: Interrupt control register bit map

7
R/W
Interrupt Triggering Edge Control/Status Register
R/W
R/W
6
5
4
3
Interrupt Enable Control/Status Register
Interrupt Flag/Clear Register
2
1
0
DI1EN
DI0EN
DI1TE
DI0TE
DI1F
DI0F

Advertisement

Table of Contents
loading

Table of Contents