Intel E6420 - Core 2 Duo Dual-Core Processor Datasheet page 63

Land Listing and Signal Descriptions
Table 25.
Land
Land Name
#
H30
J1 VTT_OUT_LEFT
J2
J3
J4
J5
J6
J7
J8
J9
J10
J11
J12
J13
J14
J15
J16
J17
J18
J19
J20
J21
J22
J23
J24
J25
J26
J27
J28
J29
J30
K1
K2
K3
K4
K5
K6
K7
K8
Datasheet
Numerical Land
Assignment
Signal Buffer
Type
BSEL1 Power/Other
Power/Other
FC3 Power/Other
FC22 Power/Other
VSS Power/Other
REQ1# Source Synch Input/Output
REQ4# Source Synch Input/Output
VSS Power/Other
VCC Power/Other
VCC Power/Other
VCC Power/Other
VCC Power/Other
VCC Power/Other
VCC Power/Other
VCC Power/Other
VCC Power/Other
FC31 Power/Other
FC34 Power/Other
VCC Power/Other
VCC Power/Other
VCC Power/Other
VCC Power/Other
VCC Power/Other
VCC Power/Other
VCC Power/Other
VCC Power/Other
VCC Power/Other
VCC Power/Other
VCC Power/Other
VCC Power/Other
VCC Power/Other
LINT0 Asynch CMOS
VSS Power/Other
A20M# Asynch CMOS
REQ0# Source Synch Input/Output
VSS Power/Other
REQ3# Source Synch Input/Output
VSS Power/Other
VCC Power/Other
Table 25.
Land
Direction Land Name
#
Output K23
Output K24
K25
K26
K27
K28
K29
K30
L1 LINT1
L2 TESTHI13
L3
L4 A06#
L5 A03#
L6
L7
L8
L23
L24
L25
L26
L27
L28
L29
L30
M1
M2 THERMTRIP#
M3 STPCLK#
M4 A07#
M5 A05#
M6 REQ2#
M7
Input M8
M23
Input M24
M25
M26
M27
M28
M29
Numerical Land
Assignment
Signal Buffer
Direction
Type
VCC Power/Other
VCC Power/Other
VCC Power/Other
VCC Power/Other
VCC Power/Other
VCC Power/Other
VCC Power/Other
VCC Power/Other
Asynch CMOS
Power/Other
VSS Power/Other
Source Synch Input/Output
Source Synch Input/Output
VSS Power/Other
VSS Power/Other
VCC Power/Other
VSS Power/Other
VSS Power/Other
VSS Power/Other
VSS Power/Other
VSS Power/Other
VSS Power/Other
VSS Power/Other
VSS Power/Other
VSS Power/Other
Asynch CMOS
Asynch CMOS
Source Synch Input/Output
Source Synch Input/Output
Source Synch Input/Output
VSS Power/Other
VCC Power/Other
VCC Power/Other
VCC Power/Other
VCC Power/Other
VCC Power/Other
VCC Power/Other
VCC Power/Other
VCC Power/Other
Input
Input
Output
Input
63