Memory Address Map; Pci To Isa Bus Interrupt Mapping - Intergraph TD-x20 System Reference Manual

Hide thumbs Also See for TD-x20:
Table of Contents

Advertisement

Address
03E8 - 03EF
03F0 - 03F7
03F8 - 03FF

Memory Address Map

The following table lists the memory address map assignments.
Memory Address
00000000 - 0009FFFF
000A0000 - 000BFFFF
000C0000 - 000C7FFF
000C8000 - 000DFFFF
000E0000 - 000EFFFF
000F0000 - 000FFFFF
00100000 - 1FFFFFFF
20000000 - 3FFFFFFF

PCI to ISA Bus Interrupt Mapping

The ISA bridge (Intel 82371SB) provides the sixteen conventional ISA interrupts, plus four
interrupt request pins for PCI peripheral interrupts (PIRQ0 through PIRQ3). For PC-AT
architecture compatibility reasons, the PCI interrupts are routed to the ISA interrupts within
the ISA bridge. The assertion of a PCI interrupt concludes in an ISA interrupt being
asserted.
Bit 7 of each PIRQ registers enable (Low) or disable (High) the routing of the PIRQ to an
ISA interrupt. The lowest four bits (3:0) of each PIRQ register determines to which ISA
interrupt the PIRQ will be routed. The PIRQs can be mapped to the following ISA
interrupts:
IRQ 5, 9, 10, 11, 15
Device
Serial Port COM3
I/O Controller
Serial Port COM1
Size
Assignment
640K
System board memory
128K
Video memory
32K
Video ROM
96K
Available I/O Adapter ROM
64K
BIOS ROM and PCMCIA
64K
BIOS ROM
511M
Expansion memory
-----
Reserved
51

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the TD-x20 and is the answer not in the manual?

Subscribe to Our Youtube Channel

This manual is also suitable for:

Td-x25Tdz-x20Tdz-x25

Table of Contents