Try to shorten the trace length to reduce parasitic inductance. Since the right angle traces
would produce more electromagnetic radiation, it is suggested to avoid the right angle traces
connected to the device or trace, especially in the design of high-speed circuits.
Increase the diameter of the hole and the diameter of the pad as much as possible to reduce
the parasitic inductance caused by via.
For routing, sensitive signal traces should be kept away from the edge of the PCB. In order to
avoid crosstalk between trace and antenna, trace should be far away from antenna, and
antenna should be placed far away from connector. For layout, all connectors and board-edge
wiring could be placed on one side of the PCB board edge, while ESD sensitive components
could be placed in the center of PCB.
13.9 MP Test Points
To match the mass production test platform, designers need to reserve the following test points
during designing PCB.
Test point
Source & Signal
1
VBAT
2
GND
3
LOG(P0_3)
4
TX/RX(P3_0/P3_1)
RTL8762C Evaluation Board User Manual
Description
Power
Ground
Debug and erase program
Debug IC/Download port
33
Need help?
Do you have a question about the RTL8762C and is the answer not in the manual?