Download Print this page

Advertisement

Quick Links

FEATURES

Full featured evaluation board for the
Analysis | Control | Evaluation (ACE) Software
able for device configuration, data capture, and performance
evaluation
Flexible analog front end
On-board power solution and precision reference
On-board clock generation circuitry with sampling frequency
control via the ACE Software
FMC compatible

EVALUATION BOARD KIT CONTENTS

EVAL-AD4080-FMCZ evaluation board
Micro-SD memory card with SD adapter, containing system
board boot software and Linux OS

EQUIPMENT NEEDED

®
PC running Windows
10 operating system or higher
Digilent ZedBoard with 12 V wall adapter power supply
Precision signal source
SMA cables to connect a signal source to the EVAL-AD4080-
FMCZ

EVALUATION BOARD PHOTOGRAPH

PLEASE SEE THE LAST PAGE FOR AN IMPORTANT
WARNING AND LEGAL TERMS AND CONDITIONS.
Evaluating the AD4080 20-Bit, 40 MSPS, Differential SAR ADC
AD4080
plug-in avail-
Figure 1. EVAL-AD4080-FMCZ Photograph
User Guide | EVAL-AD4080

GENERAL DESCRIPTION

The EVAL-AD4080-FMCZ is designed to demonstrate the AD4080
performance and provide access to a limited set of AD4080 fea-
tures in the ACE Software environment. The EVAL-AD4080-FMCZ
evaluation kit supports the following AD4080 features:
Low voltage digital signaling (LVDS) data output interface
Analog-to-digital converter (ADC) configuration via serial periph-
eral interface (SPI)
Internal or external generation of 1.1 V regulated supply rails
Sampling rate capability between 1.25 MSPS and 40 MSPS
The EVAL-AD4080-FMCZ evaluation board was designed for use
with the Digilent ZedBoard via the field programmable gate array
(FPGA) mezzanine card (FMC) connector. The ZedBoard uses a
Xilinx Zynq7000 system on chip (SoC) that runs Analog Devices,
Inc., Kuiper Linux and LIBIIO included on the SD card supplied in
the evaluation board kit to facilitate communication with the EVAL-
AD4080-FMCZ, enabling ADC configuration and data capture. The
ZedBoard also provides the communication link to the host PC and
the ACE Software plug-in.
UG-2214
Rev. 0 | 1 of 19

Advertisement

loading
Need help?

Need help?

Do you have a question about the EVAL-AD4080-FMCZ and is the answer not in the manual?

Questions and answers

Subscribe to Our Youtube Channel

Summary of Contents for Analog Devices EVAL-AD4080-FMCZ

  • Page 1: Features

    (FPGA) mezzanine card (FMC) connector. The ZedBoard uses a Micro-SD memory card with SD adapter, containing system ► Xilinx Zynq7000 system on chip (SoC) that runs Analog Devices, board boot software and Linux OS Inc., Kuiper Linux and LIBIIO included on the SD card supplied in...
  • Page 2: Table Of Contents

    User Guide EVAL-AD4080 TABLE OF CONTENTS Features..............1 Evaluation Software Installation......9 Evaluation Board Kit Contents.......1 Evaluating the AD4080 with the ACE Software...10 Equipment Needed..........1 AD4080 Memory Map........10 General Description..........1 ANALYSIS Tab..........10 Evaluation Board Photograph........1 Time Domain (Waveform) Plot......11 Evaluation Board Hardware Guide......
  • Page 3: Evaluation Board Hardware Guide

    HARDWARE OVERVIEW Voltage Reference section, Power Supplies section, Conversion A simplified block diagram of the EVAL-AD4080-FMCZ hardware and Data Clock Generation Circuit section, and Digital Interface is shown in Figure 2. This evaluation board showcases the perform- section for detailed specifics on each circuit block shown in...
  • Page 4: Analog Input Circuit

    Bypass Stage 1 along with Stage 2 to use an amplifier mezza- ANALOG INPUT CIRCUIT ► nine card (AMC) instead The EVAL-AD4080-FMCZ includes a three stage, precision signal Input signal type ► conditioning circuit. The design was partitioned in this fashion to al- Differential (default) ►...
  • Page 5: Additional Adc Driver Stage (Stage 3)

    User Guide EVAL-AD4080 EVALUATION BOARD HARDWARE GUIDE ADA4932-1 Table 1. 3 V Reference Comparison of the LT6657 and LTC6655 (Continued) ► Stage bypass Parameter LT6657 LTC6655 ► Reverse Supply Protected No bypass (default) ► Reverse Output Protected Bypass along with Stage 1 for using the AMC ►...
  • Page 6: Power Supplies

    EVALUATION BOARD HARDWARE GUIDE POWER SUPPLIES AMPLIFIER POWER SUPPLY The EVAL-AD4080-FMCZ is designed to operate from a 12 V sup- The signal conditioning circuitry of the EVAL-AD4080-FMCZ was ply provided from the host controller board via the FMC connector. designed to operate from +5 V and −5V rails. The positive and...
  • Page 7: Digital Interface

    To translate between this 1.1 V level and the digital interface volt- age level of the ZedBoard (VADJ), SN74AVC1T45DCKR bidirec- tional level translators (U4, U5, U6, U7, U11, U12, U13, U14, U15, U16, and U17) are used on the EVAL-AD4080-FMCZ hardware. analog.com Rev. 0 | 7 of 19...
  • Page 8: Evaluation Hardware Setup Procedure

    The following procedure must be followed to get the hardware ready for evaluation: 1. Insert the SD card from the EVAL-AD4080-FMCZ kit into the SD card slot (J12) of the ZedBoard. 2. Ensure that the ZedBoard boot configuration jumpers (JP7 to...
  • Page 9: Evaluation Software Installation

    3. Run the installer and follow the instructions to complete the software installation process. After ACE is successfully installed, the EVAL-AD4080-FMCZ plug- in can be installed as follows: 1. Run the ACE Software and click on the Plug-in Manager in the ACE sidebar, then select Available Packages.
  • Page 10: Evaluating The Ad4080 With The Ace Software

    Click Proceed to Memory Map within the AD4080 tab to open the AD4080 Memory Map tab, shown in Figure Figure 9. Autodetection of the EVAL-AD4080-FMCZ in the ACE Start Tab Double-click on the EVAL-AD4080-FMCZ icon and a new tab, EVAL-AD4080-FMCZ, opens that displays a block diagram of the...
  • Page 11: Time Domain (Waveform) Plot

    User Guide EVAL-AD4080 EVALUATING THE AD4080 WITH THE ACE SOFTWARE The ANALYSIS tab contains three collapsible panels (CAPTURE, When the dataset is plotted as a frequency domain waveform, ANALYSIS, and RESULTS) and a data plot area to the right. the RESULTS panel displays metrics relevant to frequency do- Collapsing any of the three panels is done by clicking on the arrow main analysis: signal-to-noise ratio (SNR), total harmonic distortion located to the right of the panel name and is useful to leave more...
  • Page 12: Supported Configurations

    3) to power down the now unused U1 and U2 amplifiers. A single-ended (ground referenced) AC signal can be fed to one of the EVAL-AD4080-FMCZ inputs (for example, INP), while the other Stage 1 Gain input is grounded. An amplitude of 6 V p-p results in a full-scale Stage 1 amplifiers are arranged for unity gain by default;...
  • Page 13: Common-Mode Cmo Output Buffering

    Using an AMC (Stage 1 and Stage 2 Bypass) LT6657-3 (U36) secondary on-board reference, do the following: The AMC is an Analog Devices, Inc., standard format for boards Remove the R147 resistor to disconnect the U25 output from the containing an amplifier stage. Some examples of amplifiers availa- ►...
  • Page 14: Clock Circuitry

    Using an External Clock Source pling rate. Table 2 describes how to choose the required external The EVAL-AD4080-FMCZ allows bypassing of the ADF4350 syn- clock frequency for a desired sampling frequency. Entering a new thesizer and supplying the AD9508 directly with an external clock.
  • Page 15 User Guide EVAL-AD4080 SUPPORTED CONFIGURATIONS Configuring for CMOS CNV Mode The hardware changes required to operate in CMOS CNV mode are as follows: Remove the 100 Ω termination resistor (RTCNV). ► Populate R38 with a 0 Ω resistor to tie CNV− to GND. ►...
  • Page 16: Link Configuration Options

    LINK CONFIGURATION OPTIONS and default settings of these components. The EVAL-AD4080-FMCZ contains multiple solder links, jumpers, and a switch array to enable various configurations on the evalua- Table 3. Amplifier Power Mode and Power Down Switch Array (S1) Functionality...
  • Page 17 User Guide EVAL-AD4080 SUPPORTED CONFIGURATIONS Table 7. Solder Link Settings: Digital Interface Link Default Function Comment JP10, For the SPI level translators (U4, U5, U6, and U7), select the connection of the ADC SPI data outputs Do not change the connection in these JP11, from either the ADC pins or ground (default).
  • Page 18: Analog Front End (Afe) Considerations

    User Guide EVAL-AD4080 ANALOG FRONT END (AFE) CONSIDERATIONS The AFE of EVAL-AD4080-FMCZ can be modified to suit the needs of specific applications. Applying changes to the AFE usually involves trade-offs, and designing the right AFE for an application requires careful consideration. The following sections discuss some of the items that must be taken into consideration when designing or modifying the AFE for this hardware evaluation platform.
  • Page 19 Evaluation Board until you have read and agreed to the Agreement. Your use of the Evaluation Board shall signify your acceptance of the Agreement. This Agreement is made by and between you (“Customer”) and Analog Devices, Inc. (“ADI”), with its principal place of business at Subject to the terms and conditions of the Agreement, ADI hereby grants to Customer a free, limited, personal, temporary, non-exclusive, non-sublicensable, non-transferable license to use the Evaluation Board FOR EVALUATION PURPOSES ONLY.
  • Page 20 Mouser Electronics Authorized Distributor Click to View Pricing, Inventory, Delivery & Lifecycle Information: Analog Devices Inc. EVAL-AD4080-FMCZ...