Supermicro X13DEG-M User Manual page 112

Table of Contents

Advertisement

Super X13DEG-M User's Manual
increase memory security, but it will reduce the memory capacity into half. The options
are Disabled, Full Mirror Mode, and Partial Mirror Mode.
UEFI ARM Mirror (Available when "ADDDC Sparing" is set to Disabled and
"Mirror Mode" is set to Disabled)
If this feature is set to Enable, mirror mode configuration settings for UEFI-based Ad-
dress Range memory will be enabled upon system boot. This will create a duplicate
copy of data stored in the memory to increase memory security, but it will reduce the
memory capacity into half. The options are Disabled and Enabled.
ARM Mirror Percentage (Available when "UEFI ARM Mirror" is set to Enabled)
Use this feature to set the percentage of memory space to be used for UEFI ARM
mirroring for memory security enhancement. The default setting is 0.
Correctable Error Threshold
Use this feature to specify the threshold value for correctable memory-error logging,
which sets a limit on the maximum number of events that can be logged in the memory
error log at a given time. The default setting is 512.
Leaky Bucket Low Bit
This feature shows the Low Bit value for the Leaky Bucket algorithm which is used to
check the data transmissions between CPU sockets and the memory controller.
Leaky Bucket High Bit
This feature shows the High Bit value for the Leaky Bucket algorithm which is used to
check the data transmissions between CPU sockets and the memory controller.
ADDDC Sparing (Available when populating 1Rx4, 2Rx4, and 4Rx4 DIMM)
Select Enabled for Adaptive Double Device Data Correction (ADDDC) support, which
will not only provide memory error checking and correction but will also prevent the
system from issuing a performance penalty before a device fails. Please note that
virtual lockstep mode will only start to work for ADDDC after a faulty DRAM module is
spared. The options are Disabled and Enabled.
Patrol Scrub
Patrol Scrubbing is a process that allows the CPU to correct correctable memory errors
detected in a memory module and send the corrections to the requestor (the original
source). When this feature is set to Enable, the IO hub will read and write back one
cache line every 16K cycles if there is no delay caused by internal processing. By us-
ing this method, roughly 64 GB of memory behind the IO hub will be scrubbed every
112

Advertisement

Table of Contents
loading

Table of Contents