Appendix A References - Quectel RM520N-GL Hardware Design

Table of Contents

Advertisement

8

Appendix A References

Table 45: Related Documents
Document Name
[1] Quectel_RM520N-GL_CA&EN-DC_Features
[2] Quectel_5G-M2_EVB_User_Guide
[3] Quectel_RG520N&RG5x0F&RM5x0N&RM5x0F_Series_AT_Commands_Manual
Table 46: Terms and Abbreviations
Abbreviation
BIOS
bps
BW
CHAP
COEX
CPE
CSQ
DC-DC
DFOTA
DL
DPR
DRX
ESD
RM520N-GL_Hardware_Design
Description
Basic Input Output System
Bit Per Second
Bandwidth
Challenge-Handshake Authentication Protocol
Coexistence
Customer Premise Equipment
Cellular Signal Quality
Direct Current to Direct Current
Delta Firmware Upgrade Over-The-Air
Downlink
Dynamic Power Reduction
Discontinuous Reception (Chapter 3.1.1)
Diversity Reception (Chapter 5)
Electrostatic Discharge
5G Module Series
79 / 84

Advertisement

Table of Contents
loading

Table of Contents