Quectel RM520N-GL Hardware Design page 25

Table of Contents

Advertisement

30
USIM1_RST
31
USB_SS_TX_P
32
USIM1_CLK
33
GND
34
USIM1_DATA
35
USB_SS_RX_M
36
USIM1_VDD
37
USB_SS_RX_P
38
WLAN_TX_EN*
39
GND
8
40
USIM2_DET
41
PCIE_TX_M
42
USIM2_DATA
43
PCIE_TX_P
44
USIM2_CLK
45
GND
46
USIM2_RST
47
PCIE_RX_M
48
USIM2_VDD
8
This pin is pulled LOW by default, and will be internally pulled up to 1.8 V by software configuration only when (U)SIM
hot-plug is enabled by AT+QSIMDET.
RM520N-GL_Hardware_Design
DO, PD
(U)SIM1 card reset
USB 3.1 super-speed
AO
transmit (+)
DO, PD
(U)SIM1 card clock
Ground
DIO, PU (U)SIM1 card data
USB 3.1 super-speed
AI
receive (-)
Power supply for
PO
(U)SIM1 card
USB 3.1 super-speed
AI
receive (+)
Notification from WLAN
DI
to SDR while
transmitting
Ground
(U)SIM2 card hot-plug
DI, PD
detect
AO
PCIe transmit (-)
DIO, PU (U)SIM2 card data
AO
PCIe transmit (+)
DO, PD
(U)SIM2 clock
Ground
DO, PD
(U)SIM card reset
AI
PCIe receive (-)
(U)SIM card power
PO
supply
5G Module Series
USIM1_VDD
1.8/3.0 V
USIM1_VDD
1.8/3.0 V
USIM1_VDD
1.8/3.0 V
USIM1_VDD
1.8/3.0 V
1.8 V
1.8 V
USIM2_VDD
1.8/3.0 V
USIM2_VDD
1.8/3.0 V
USIM2_VDD
1.8/3.0 V
USIM2_VDD
1.8/3.0V
24 / 84

Advertisement

Table of Contents
loading

Table of Contents