Configuration Pins - Quectel RM520N-GL Hardware Design

Table of Contents

Advertisement

4.7. Configuration Pins

The module provides four configuration pins, which are defined as below.
Table 27: Configuration Pins List of M.2 Specification
CONFIG_0
CONFIG_1
(Pin 21)
(Pin 69)
NC
GND
Table 28: Configuration Pins of the Module
Pin No.
Pin Name
21
CONFIG_0
69
CONFIG_1
75
CONFIG_2
1
CONFIG_3
The following figure shows a reference circuit of these four pins.
Host
GPIO
GPIO
GPIO
GPIO
NOTE: The voltage level of VCC_IO_HOST depends on the host side and could be 1.8 V or 3.3 V.
RM520N-GL_Hardware_Design
CONFIG_2
CONFIG_3
(Pin 75)
(Pin 1)
NC
NC
I/O
DO
DO
DO
DO
VCC_IO_HOST
R1
R2
R3
10k
10k
10k
Figure 24: Recommended Circuit of Configuration Pins
Module Type and
Main Host Interface
Quectel defined
Description
Not connected internally
Connected to GND internally
Not connected internally
Not connected internally
R4
10k
CONFIG_0
CONFIG_1
CONFIG_2
CONFIG_3
5G Module Series
Port
Configuration
2
Module
NM-0Ω
21
69
NM-0Ω
75
NM-0Ω
1
55 / 84

Advertisement

Table of Contents
loading

Table of Contents