Texas Instruments ADS1278V2EVM-PDK User Manual page 3

www.ti.com
VREFP VREFN AVDD
Input1 DS
Four
Input2
DS
Digital
Input3
DS Filters
Input4
DS
AGND
ADS1274
1.4 Device Information
The ADS1278 is a 24-bit, 8-channel, simultaneous sampling delta-sigma ADC with data rates up to 144
kilosamples per second.
Traditionally, industrial delta-sigma ADCs offering good drift performance use digital filters with large pass-band
droop. As a result, these delta-sigma ADCs have limited signal bandwidth and are the best choice for low-
frequency measurements. High-resolution ADCs in audio applications offer larger usable bandwidths, but the
offset and drift specifications are significantly weaker than respective industrial counterparts. The ADS1278
combines these types of converters, allowing high-precision industrial measurement with excellent dc and ac
specifications.
The high-order, chopper-stabilized modulator achieves very low drift with low in-band noise. The onboard
decimation filter suppresses modulator and signal out-of-band noise. This ADC provides a usable signal
bandwidth up to 90% of the Nyquist rate with less than 0.005dB of passband ripple.
Four operating modes allow for optimization of speed, resolution, and power. All operations are controlled
directly by pins; there are no registers to program. The device is fully specified over the extended industrial
range (–40°C to +105°C) and is available in an HTQFP-64 PowerPAD™ package.
SBAU436 – JANUARY 2024
Submit Document Feedback
DVDD IOVDD
SPI
DRDY/FSYNC
and
SCLK
Frame-
DOUT[4:1]
Sync
DIN
Interface
TEST[1:0]
FORMAT[2:0]
CLK
Control
SYNC
Logic
PWDN[4:1]
CLKDIV
MODE[1:0]
DGND
Figure 1-1. ADS1274 and ADS1278 Block Diagram
Copyright © 2024 Texas Instruments Incorporated
VREFP VREFN AVDD DVDD
Input1 DS
Input2
DS
Input3
DS
Input4 Eight
DS
Digital
Input5 DS
Filters
Input6
DS
Input7 DS
Input8
DS
AGND DGND
ADS1278
ADS1278EVM-PDK Evaluation Module
Evaluation Module Overview
IOVDD
SPI
DRDY/FSYNC
and
SCLK
Frame-
DOUT[8:1]
Sync
DIN
Interface
TEST[1:0]
FORMAT[2:0]
CLK
Control
SYNC
Logic
PWDN[8:1]
CLKDIV
MODE[1:0]
3