Table of Contents
Advertisement
ALU – Arithmetic Logic
Unit
In-System Programmable
Flash Program Memory
EEPROM Data Memory
AT90S2313
8
In the different addressing modes these address registers have functions as fixed dis-
placement, automatic increment and decrement (see the descriptions for the different
instructions).
The high-performance AVR ALU operates in direct connection with all the 32 general
purpose working registers. Within a single clock cycle, ALU operations between regis-
ters in the Register File are executed. The ALU operations are divided into three main
categories – arithmetic, logical, and bit functions.
The AT90S2313 contains 2K bytes On-chip In-System Programmable Flash memory for
program storage. Since all instructions are 16- or 32-bit words, the Flash is organized as
1K x 16. The Flash memory has an endurance of at least 1,000 write/erase cycles.
The AT90S2313 Program Counter (PC) is 10 bits wide, thus addressing the 1,024 pro-
gram memory addresses.
See page 60 for a detailed description on Flash data downloading. See page 10 for the
different addressing modes.
The AT90S2313 contains 128 bytes of EEPROM data memory. It is organized as a sep-
arate data space in which single bytes can be read and written. The EEPROM has an
endurance of at least 100,000 write/erase cycles. The access between the EEPROM
and the CPU is described on page 39, specifying the EEPROM Address Register, the
EEPROM Data Register and the EEPROM Control Register.
For the SPI data downloading, see page 68 for a detailed description.
0839I–AVR–06/02
Advertisement
Table of Contents
