Table of Contents
Advertisement
Memory RAS Configuration Setup
Use this submenu to configure the following Memory Reliability_Availability_Service-
ability (RAS) settings.
Mirror Mode
UEFI ARM Mirror
Correctable Error Threshold
Use this feature to specify the threshold value for correctable memory-error logging.
This sets a limit on the maximum number of events that can be logged in the memory
error log at a given time. The default setting is 512.
The following information is displayed:
•
Leaky Bucket Low Bit
•
Leaky Bucket High Bit
ADDDC Sparing (Available when populating 1Rx4, 2Rx4, and 4Rx4 DIMM)
Use this feature to enable or disable Adaptive Double Device Correction (ADDDC)
support, which will not only provide memory error checking and correction but also
prevent the system from issuing a performance penalty before a device fails. Note that
virtual lockstep mode will only start to work for ADDC after a faulty DRAM module is
spared. The options are Disabled and Enabled.
Patrol Scrub
Patrol Scrubbing is a process that allows the CPU to correct correctable memory errors
detected in a memory module and send the corrections to the requestor (the original
source). When this feature is set to Enable, the IO hub will read and write back one
cache line every 16 K cycles if there is no delay caused by internal processing. By using
this method, roughly 64 GB of memory behind the IO hub will be scrubbed every day.
The options are Disabled and Enable at End of POST. (POST: Power_On Self Test)
DDR PPR Type
Post Package Repair (PPR) is a new feature available for the DDR4/DDR5 technology.
PPR provides additional spare capacity within a DDR4/DDR5 DRAM module that is
used to replace faulty cell areas detected during system boot. PPR offers two types
of memory repairs. Soft Post Package Repair (sPPR) provides a quick, temporary fix
on a raw element in a bank group of a DDR4/DDR5 DRAM device, while hard Post
Package Repair (hPPR) will take a longer time to provide a permanent repair on a raw
element. The options are PPR Disabled, Hard PPR, and Soft PPR.
65
Chapter 4: UEFI BIOS
Advertisement
Table of Contents
