User Leds (Active High) - Xilinx ML628 User Manual

Virtex-6 fpga gtx and gth transceiver characterization board
Hide thumbs Also See for ML628:
Table of Contents

Advertisement

Chapter 1: ML628 Board Features and Operation
Table 1-12: SuperClock-2 FPGA I/O Mapping (Cont'd)

User LEDs (Active High)

[Figure
DS10 through DS17 are eight active-High LEDs that are connected to user I/O pins on the
FPGA as shown in
purpose determined by the user.
22
FPGA Pin
Net Name
G25
CM_CTRL_1
H23
CM_CTRL_2
J23
CM_CTRL_3
J25
CM_CTRL_4
K25
CM_CTRL_5
D26
CM_CTRL_6
E26
CM_CTRL_7
D25
CM_CTRL_8
E25
CM_CTRL_9
M25
CM_CTRL_10
M24
CM_CTRL_11
A25
CM_CTRL_12
B25
CM_CTRL_13
L25
CM_CTRL_14
L24
CM_CTRL_15
B24
CM_CTRL_16
C23
CM_CTRL_17
C24
CM_CTRL_18
D23
CM_CTRL_19
K23
CM_CTRL_20
L23
CM_CTRL_21
B26
CM_CTRL_22
C26
CM_CTRL_23
D24
CM_RST
1-2, callout 14]
Table
1-13. These LEDs can be used to indicate status or any other
www.xilinx.com
J32 Pin
63
65
67
69
71
73
75
77
79
81
83
85
87
89
91
93
95
97
99
101
103
105
107
66
UG771 (v1.0.1) June 28, 2011
ML628 Board User Guide

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the ML628 and is the answer not in the manual?

Questions and answers

Table of Contents