Lvds Port 2 Inverter / Backlight Connector (Cn24); Usb 3.0 Ports 0 And 1 (Cn25) - Aaeon GENE-APL5 User Manual

2.4.24

LVDS Port 2 Inverter / Backlight Connector (CN24)

Pin Pin Name
1 BKL_PWR
2 BKL_CONTROL
3 GND
4 GND
5 BKL_ENABLE
Note 1: LVDS2 BKL_PWR can be set to +5V or +12V by JP7
Note 2: LVDS2 BKL_CONTROL can be set by JP8
2.4.25

USB 3.0 Ports 0 and 1 (CN25)

Pin Pin Name
1 +5VSB
2 USB_D-
3 USB_D+
4 GND
Chapter 2 – Hardware Information
Signal Type
PWR
OUT
GND
GND
OUT
Signal Type
PWR
DIFF
DIFF
GND
Signal Level
+5V / +12V
+5V
Signal Level
+5V
47