Mitsubishi Electric MELSEC iQ-R Series User Manual page 168

Programmable controller
Hide thumbs Also See for MELSEC iQ-R Series:
Table of Contents

Advertisement

Buffer memory of a module controlled by another CPU
Specify a module access device or intelligent function module device to access buffer memory of a module controlled by
another CPU.
For the buffer memory (the memory address is 1000) of a module whose start I/O number is '020H,' the device 'U2\G1000' is
accessed.
To access the buffer memory with a user program, specify the following device type:
Device (device name)
Module access device (Un\G)
Intelligent function module device
(Un\G)
*1 For a number in parentheses, specify a value calculated by converting the start I/O number of an access target module to decimal and
dividing the converted number by 16.
Ex.
When accessing the module access device (U2\G0)
• Device type: DevSPG (2)
• Start device number: 0
CPU module buffer memory
Specify a CPU buffer memory access device (U3En\G or U3En\HG) to access the buffer memory of a CPU module.
For the CPU No.2 module with the buffer memory address of '4095,' the device 'U3E1\G4095' is accessed.
To access the buffer memory with a user program, specify the following device types:
Device (device name)
CPU buffer memory access device
(U3En\G)
CPU buffer memory access device
*2
(U3En\HG)
*1 The numbers 1 to 4 corresponds to a CPU module number. Specify a number according to the CPU module to be accessed.
*2 A device for accessing CPU buffer memory (the fixed scan communication area)
Ex.
When accessing the CPU buffer memory access device (U3E2\G0)
• Device type: DevSPB3
• Start device number: 0
16 NETWORK MODULE ACCESS FUNCTION
166
16.2 Transient Transmission
*1
Device type
DevSPG (0) to (255)
*1
Device type
DevSPB1 to 4
DevHSPB1 to 4

Advertisement

Table of Contents
loading

This manual is also suitable for:

Melsec iq-r melsecwincpu

Table of Contents