Preface - Analog Devices ADSP-21364 EZ-KIT Lite Manual

PREFACE

Thank you for purchasing the ADSP-21364 EZ-KIT Lite
Devices, Inc. evaluation system for SHARC
SHARC processors are based on a 32-bit super Harvard architecture that
includes a unique memory architecture comprised of two large on-chip,
dual-ported SRAM blocks coupled with a sophisticated IO processor,
which gives a SHARC processor the bandwidth for sustained high-speed
computations. SHARC processors represents today's de facto standard for
floating-point processor targeted for premium audio applications.
The evaluation system is designed to be used in conjunction with the
®
CrossCore Embedded Studio (CCES) and VisualDSP++
environments to demonstrate capabilities of the ADSP-21364 SHARC
processors. The development environment aids advanced application code
development and debug, such as:
• Create, compile, assemble, and link application programs written
in C++, C, and ADSP-21364 assembly
• Load, run, step, halt, and set breakpoints in application program
• Read and write data and program memory
• Read and write core and peripheral registers
• Plot memory
Access to the ADSP-21364 processor from a personal computer (PC) is
achieved through a USB port or an optional JTAG emulator. The USB
interface gives unrestricted access to the ADSP-21364 processor and the
ADSP-21364 EZ-KIT Lite Evaluation System Manual
®
, Analog
®
processors.
®
development
ix