Functional Diagram - Quectel RM502Q-GL Hardware Design

5g module
Hide thumbs Also See for RM502Q-GL:
Table of Contents

Advertisement

RoHS
NOTES
1)
1.
HPUE is only for single carrier.
2)
2.
Within operation temperature range, the module meets 3GPP specifications.
3)
3.
Within extended temperature range, the module remains the ability to establish and maintain
functions such as voice, SMS, data transmission without any unrecoverable malfunction. Radio
spectrum and radio network will not be influenced, while one or more specifications, such as P
undergo a reduction in value, exceeding the specified tolerances of 3GPP. When the temperature
returns to the normal operating temperature level, the module will meet 3GPP specifications again.
"*" means under development.
4.

2.3. Functional Diagram

The following figure shows a block diagram of RM502Q-GL.
VCC
GND
FULL_CARD_POWER_OFF#
RESET_N
(U)SIM2
(U)SIM1
USB 2.0 & USB 3.1
PCIe
×
1
RFFE
GPIOs
WWAN_LED#
WAKE_ON_WAN#
W_DISABLE1#
W_DISABLE2#
RM502Q-GL_Hardware_Design
All hardware components are fully compliant with EU RoHS directive
PMIC
38.4M
XO
Baseband
NAND Flash 4Gb x 8
LPDDR4 SDRAM 4Gb x 16
Figure 1: Functional Diagram
RM502Q-GL Hardware Design
Tx
PRx
IQ
Control
DRx
5G Module Series
may
out
ANT3
ANT2_GNSSL1
ANT1
ANT0
13 / 77

Advertisement

Table of Contents
loading

Table of Contents