Link Register (W) - Mitsubishi MELSEC QS Series User Manual

Hide thumbs Also See for MELSEC QS Series:
Table of Contents

Advertisement

9
DEVICE EXPLANATION

9.2.11 Link register (W)

(1) Definition
Link register is a CPU module side memory used when refreshing the link register
(LW) data of the CC-Link IE controller network module or MELSECNET/H module to
the CPU module.
Link register can store numerical data (-32768 to 32767, or 0000
(2) Bit configuration of link register
(a) Bit configuration and read and write units
POINT
CPU module
Link register
W0
Link registers, which consist of 16 bits per point, read and write data in 16 bit
units.
b15
Wn
The most significant bit is sign bit.
Diagram 9.34 Bit configuration of link register
1. Link register data are handled as signed data.
For HEX (hexadecimal), 0000H to FFFFH can be stored. However, since the
most significant bit is a sign bit, the range of a value that can be specified is
-32768 to 32767.
2. Link registers in the range where not used in the CC-Link IE controller
network module or MELSECNET/H module can be used as substitution of
data registers.
CC-Link IE controller
network module
Link register
LW0
Link refresh
Diagram 9.33 Link refresh
to
9.2 Internal User Devices
9.2.11 Link register (W)
10
Link refresh
setting range
11
to FFFF
).
H
H
b0
9
- 29
9

Advertisement

Table of Contents
loading

This manual is also suitable for:

Melsec qs001cpu

Table of Contents