Mipi Csi; Clock; Pcie1&2 - Thundercomm TurboX C865 Dev Kit Hardware User's Manual

Table of Contents

Advertisement

36
DSI1_CLK_P
38
DSI1_CLK_M
40
DSI1_D0_P
42
DSI1_D0_M
44
DSI1_D1_P
46
DSI1_D1_M
48
GND
50
DSI1_D2_P
52
DSI1_D2_M
54
DSI1_D3_P
56
DSI1_D3_M
58
GND
60
GPIO_DDD(GPIO_26)

5.3.1 MIPI CSI

The Tertiary High Speed Expansion Connector supports 2 4-lane MIPI-CSI bus (MIPI-CSI4/MIPI-
CSI5) and 2 data lane on MIPI-CSI3. All MIPI-CSI signals are routed directly to/from the SM8250.

5.3.2 Clock

The C865 DEV KIT implements another 2 RF clocks on the Tertiary High Speed Expansion Connector,
PM8002_RF_CLK1 and PM8002_RF_CLK2,
5.3.3 PCIe1&2
The C865 DEV KIT has 2 2-lane PCIe interfaces. Another PCIe1 1-lane and PCIe2 2-lane are available
on the Tertiary High Speed Expansion Connector
`www.thundercomm.com.
47

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the TurboX C865 Dev Kit and is the answer not in the manual?

Subscribe to Our Youtube Channel

Table of Contents