Ways To Use Digital Output - Sony SS-HQ1 Application Notes

Table of Contents

Advertisement

12.1.4. Ways to Use Digital Output

There are two types of digital output: straight output and ITU-REC output. Each piece of output data is output
at the rising edge of the clock output from the DCK pin (CXD3172AR pin 90). The DCK clock can be reversed
and its delay adjusted through parameter settings (see Table 12.1-3).
Table 12.1-2 summarizes the parameters used for digital output settings.
Parameter
DIFON
CAT10_Byte14_bit7
RECOUT
CAT10_Byte1_bit0
DIFOUT
CAT10_Byte1_bit2
YDSEL
CAT1_Byte7_bit4
CDSEL
CAT1_Byte7_bit5
S0IN
CAT1_Byte7_bit6
S1IN
CAT1_Byte7_bit7
S3SEL
CAT8_Byte8_bit3-5
BLCKLV
CAT10_Byte1_bit3-7
(*1) The settings for the individual parameters are controlled by firmware. For information on how to change
the settings, see 12.6 "Sync Signal Output Setting Method".
Parameter
DCKINV
CAT10_Byte14_bit4
DCKDL
CAT10_Byte14_bit5-6
DIFCKSEL
CAT1_Byte4_bit6-7
* DIFCKSEL is controlled by firmware based on the MODESEL (CAT12_Byte1_bit0-3) setting. Note, however,
that it is only controlled during the initial operation, after which it is open to the user.
Table 12.1-2 Parameters for Setting Digital Output
DCK output ON/OFF control and digital signal processing operation
0[h]:OFF 1[h]:ON
Digital output level switching
0[h]:Straight output 1[h]:ITU-REC output
Digital output format switching
0[h]:ITU-REC601-compliant output 1[h]:ITU-REC656-compliant output
Port 8-15 pin setting switching
0[h]:Port driver 1[h]:YUV digital signal output
Port 0-7 pin setting switching
0[h]:Port driver 1[h]:C digital signal output
S0 pin I/O switching (*1)
0[h]:DHD output 1[h]:VRI input
S1 pin I/O switching (*1)
0[h]:DVD output 1[h]:HRI input
S3 pin I/O switching (*1)
0[h]:DHD
1[h]:DVD
signal) 5[h]:TEST signal 6[h]:FLD 7[h]:Analog shift FSC input
Variable black level setting (valid when RECOUT=1[h])
Variable range:0[h]-1F[h]
Table 12.1-3 DCK Adjustment Parameters
DCK output reversal
0[h]: Normal 1[h]: Reverse
DCK output delay adjustment
0[h]:0ns 1[h]:5ns 2[h]:10ns 3[h]:15ns
DCK clock selector
0[h]:ECK/2 1[h]:ECK 2[h]:MCK/2 3[h]:MCK
Description
2[h]:HD
3[h]:VD
Description
180
- SS-HQ1 Application Notes -
Ver.1.0.0 January 7, 2005
4[h]:NRYBY (color judgment

Advertisement

Table of Contents
loading

Table of Contents