Memory; Table 19 - Timing Parameters For Ddr Sdram Peripheral - Avnet Xilinx Spartan-3 User Manual

Table of Contents

Advertisement

2.13 Memory

The Spartan-3 Development board is populated with 32MB DDR SDRAM, 16MB Flash, and 2MB SRAM. Additional memory including
Flash, SDRAM, and SRAM are available with the purchase of the Avnet Communications/Memory Module.
2.13.1
Manufacturer: Micron
Part #: MT46V16M16
One Micron DDR SDRAM device, part number: MT46V16M16-4, provides a 16-bit data bus.
Attributes of the DDR SDRAM on the Spartan-3 Development board:
32MB (one 16 Meg x 16 device)
60-ball FBGA (16mm x 9mm)
Board supplies 2.5V to VDD and VDDQ
6ns access time (CL = 2 @ 133 MHz, CL = 2.5 @ 333 MHz)
The following table lists the timing parameters required to set up the SDRAM peripheral in EDK for 100 MHz operation (parameters are
entered in the MHS file). If a timing parameter is left out of the peripheral instantiation, a default value is automatically used. The
Software/BSP section of this manual has more information about setting up peripherals in EDK.
2.13.2
Manufacturer: Intel
Part #: TE28F640J3C120
Two 64 Mbit devices, 4M x 16, make up the 32-bit Flash data bus. The devices have an operating voltage of 3.3V and provide 16 MB
total of Flash memory. The Flash is connected to the Spartan-3 FPGA via a shared memory bus which also services the SRAM and
one AvBus connector (P3).
An example project, using the OPB_EMC is included with the Spartan-3 Dev kit. This example will provide correct timing parameters
for operating the SRAM and Flash devices. See the Software/BSP section of this manual for more information.
Copyright © 2003 Avnet, Inc. AVNET and the AV logo are registered trademarks of Avnet, Inc. All other trademarks are property of their respective owners.
Avnet Electronics Marketing
Released
DDR SDRAM
PLB DDRperipheral – Timing Parameter
C_DDR_TMRD
C_DDR_TWR
C_DDR_TWTR
C_DDR_TRAS
C_DDR_TRC
C_DDR_TRFC
C_DDR_TRCD
C_DDR_TRRD
C_DDR_TRP
C_DDR_TREFI
C_DDR_CAS_LAT
C_DDR_DWIDTH
C_DDR_AWIDTH
C_DDR_COL_AWIDTH
C_DDR_BANK_AWIDTH
C_PLB_CLK_PERIOD_PS

Table 19 - Timing Parameters for DDR SDRAM Peripheral

Flash
23 of 33
Time (ps) or
Number
12000
15000
1
70000
60000
72000
18000
12000
18000
7800000
2
32
13
9
2
10000
Rev 1.0
04/17/2006
Literature # ADS-005104

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the Xilinx Spartan-3 and is the answer not in the manual?

This manual is also suitable for:

Ads-xlx-sp3-dev1500Ads-xlx-sp3-dev2000

Table of Contents