Table of Contents
Advertisement
These two ports are routed directly from/to the AT91CAP9 chip installed on the mezzanine. In function of
the AT91CAP9 chip connected in the system, these two ports can be non operating. For further informa-
tion, please refer to the documentation specific to the mezzanine you intend to use.
3.7.3
Device USB Interface
Please refer to
3.7.4
Ethernet Interface
On-board RMII 100-base TX PHY: DM9161 MN7 connected to a standard RJ45 socket J21. Three sta-
tus LEDs (DS4, 5, 6) provide network activity feedback.
3.8
Audio Stereo Interface
3.8.1
AC97
One AC97 2.3 compliant Codec (MN11 = AD1981B, 20-bit PCM DAC) with the following connectors:
32-ohm stereo headset line-out
stereo line input
stereo electret microphone input
This interface has some configuration elements. Please refer to
tion"
and/or
3.8.2
I2S
One I2S audio codec MN14 = UDA1342TS with the following connectors:
line-out
line-in
3.9
Analog Interface
Four analog inputs (range up to 3.3V). These are available through the J33 connector and are buffered
by a quadruple gain-1 amplifier, MN12 = AD8040ARZ.
These four buffered signals can be connected to the eight AT91CAP9 analog input channels via the four
configuration jumpers J3-1 to J3-4. Refer to
3.10
User Interface
The various items interfaced with the AT91CAP-DKM motherboard are all driven by the PIO busses of
the AT91CAP9 chip. (Refer to
4x4 keypad: uses 8 PIO lines in a matrix scheme, each button shunts two of them
Two green LEDs
One yellow power LED (note that it is software controlled)
One 3.5 inch VGA display LCD with Touch Panel and white LED backlight
3-4
6321B–CAP–02-Jul-07
Section 3.14 "FPGA Extension" on page 3-5.
"AT91CAP-DKM Schematics"
"AT91CAP-DKM Schematics"
Section 4 "AT91CAP-DKM Configura-
for in-depth details.
Table 4-1
for more details.
for detailed assignation)
AT91CAP9A-DK Development Kit User Guide
Advertisement
Chapters
Table of Contents
