Digi ConnectCore Hardware Reference Manual

Digi ConnectCore Hardware Reference Manual

For i.mx51
Hide thumbs Also See for ConnectCore:
Table of Contents

Advertisement

Quick Links

ConnectCore®
for i.MX51
Hardware Reference Manual

Advertisement

Table of Contents
loading

Summary of Contents for Digi ConnectCore

  • Page 1 ConnectCore® for i.MX51 Hardware Reference Manual...
  • Page 2: Ethernet

    Information in this document is subject to change without notice and does not represent a commitment on the part of Digi International. Digi provides this document “as is,” without warranty of any kind, expressed or implied, including, but not limited to, the implied warranties of fitness or merchantability for a particular purpose.
  • Page 3 Feedback To provide feedback on this document, email your comments to techcomm@digi.com Include the document title and part number (ConnectCore for i.MX51 Hardware Reference Manual, 90001128 S) in the subject line of your email. ConnectCore for i.MX51 Hardware Reference Manual...
  • Page 4: Table Of Contents

    GPIO multiplexing table Interfaces 1-Wire Accelerometer ADC and touch screen Synchronous Serial Interface (SSI) External Memory Interface (EMI) Ethernet 1 Ethernet 2 Video subsystem Video Processing Unit (VPU) Image Processing Unit (IPU) Keypad Memory cards SPDIF ConnectCore for i.MX51 Hardware Reference Manual...
  • Page 5 Coin cell battery Camera interfaces X15 pinout X17 pinout Digital IO interface Digital I/O connector, X45 Ethernet 1 interface Ethernet 1, RJ-45 connector X7 Ethernet 2 interface Ethernet 2, connector J17 HDMI interface HDMI connector, J19 ConnectCore for i.MX51 Hardware Reference Manual...
  • Page 6 User interface Analog video interface Analog video connector, X32 WLAN interface Antenna connectors (WLAN) Digi XBee interface Digi XBee module connectors, X28 and X29 Module specifications Mechanical specifications Fasteners and appropriate torque Environmental specifications Network interface Antenna specifications: 802.11 a/b/g antenna Antenna specification: 802.11b/g antenna...
  • Page 7 Regulatory information Federal Communication (FCC) regulatory information (USA only) RF exposure Modifications (FCC 15.21) Industry Canada Indoor/outdoor Japan certification Declaration of Conformity (DoC) CE mark (Europe) International EMC standards Maximum power and frequency specifications ConnectCore for i.MX51 Hardware Reference Manual...
  • Page 8 Complete and cost-efficient Digi JumpStart Kits™ for Microsoft Windows Embedded CE 6.0 and Linux allow immediate and professional embedded product development with dramatically reduced design risk and time-to-market.
  • Page 9: Features And Functionality

    Features and functionality The ConnectCore for i.MX51 module is based on the i.MX51 processor from Freescale. This processor offers a high number of interfaces. Most of these interfaces are multiplexed and are not available simultaneously. The module has the following features:...
  • Page 10: Module Variant

    Complete Microsoft Windows Embedded CE 6.0 and Linux platform support with full source code Module variant The ConnectCore for i.MX51 module is available with various population options such as network interfaces (Ethernet, wireless local area network [WLAN]), memory (flash, random-access memory [RAM]), processor (speed grade/operating temperature) and others.
  • Page 11: Block Diagram

    About the module Block diagram Block diagram The next figures show the block diagram of the Freescale i.MX515 central processing unit (CPU) and the block diagram of the ConnectCore for i.MX51 module. Freescale i.MX515 Module ConnectCore I.MX51 ConnectCore for i.MX51 Hardware Reference Manual...
  • Page 12 About the module Block diagram ConnectCore for i.MX51 Hardware Reference Manual...
  • Page 13: Module Pinout

    Latch-up is a condition that can cause excessive current draw and result in excessive heating of the microprocessor or its power supplies. This excessive heating can permanently damage the microprocessor and/or its supporting components. ConnectCore for i.MX51 Hardware Reference Manual...
  • Page 14: J1 Pinout

    VSYNC vertical synchronizatio J1:14 GPIO27 CSI1_HSYNC/GPIO3_15 i.MX51: CSI1_ Camera 1 HSYNC horizontal synchronizatio J1:15 GPIO27 CSI1_PIXCLK i.MX51: CSI1_ Camera 1 pixel PIXCLK clock J1:16 GPIO27 CSI1_MCLK i.MX51: CSI1_MCLK Camera 1 and 2 Master clock ConnectCore for i.MX51 Hardware Reference Manual...
  • Page 15 BOOT_ Boot Mode Boot MODE1 selection configuratio n not available in EA Kit J1:30 VLIO MC13892: BATT Battery supply J1:31 VLIO MC13892: BATT Battery supply J1:32 VCHRG MC13892: Charger supply CHRGRAW J1:33 +2.775V ConnectCore for i.MX51 Hardware Reference Manual...
  • Page 16 PWRGTDRV1 MC13892: Not used PWGTDRV PWRGTDRV1 J1:43 PMIC_ CHRGLED MC13892: Battery CHRGLED Charging LED J1:44 PMIC_ PWRGTDRV2 MC13892: Not used Used on PWGTDRV PWRGTDRV2 module to +3.3V_REG: enable / ENABLE disable the +3.3V supply ConnectCore for i.MX51 Hardware Reference Manual...
  • Page 17 GPIO33 ETH1_ACTIVITY ETH_PHY: LED2 Ethernet 1 Activity LED J1:61 GPIO27 DISPB2_SER_RS/GPIO3_8 i.MX51: DISPB2_ USB Host In Early SER_RS Reset Availability Kit USB host and Digital IO interface cannot be used at the same time. ConnectCore for i.MX51 Hardware Reference Manual...
  • Page 18 Ethernet 1 DATA5 and LCD2 cannot be used at the same time. J1:71 GPIO27 DISP2_DATA8/MII_ i.MX51: DISP2_ LCD2 Data Ethernet 1 TXD3/USBH3_DATA0 DATA8 and LCD2 ETH_PHY: TDX3 cannot be used at the same time. ConnectCore for i.MX51 Hardware Reference Manual...
  • Page 19 Ethernet 1 CLK/USBH3_DATA5 DATA13 and LCD2 ETH_PHY: TXCLK cannot be used at the same time. J1:79 GPIO27 DI2_PIN2/MII_MDC i.MX51: DI2_PIN2 LCD2 Data Ethernet 1 ETH_PHY: MDC and LCD2 cannot be used at the same time. ConnectCore for i.MX51 Hardware Reference Manual...
  • Page 20 IOG_BACK Not used J1:91 GPIO18 JTAG_TCK i.MX51: JTAG_TCK JTAG Connector J1:92 GPIO18 JTAG_TRST# i.MX51: JTAG_ JTAG TRST# Connector J1:93 GPIO18 JTAG_TMS i.MX51: JTAG_TMS JTAG Connector J1:94 GPIO18 JTAG_MOD# i.MX51: JTAG_ JTAG Mod MOD# Selection ConnectCore for i.MX51 Hardware Reference Manual...
  • Page 21 +1.8V J1:10 J1:10 J1:10 ETH2_TX+/ETH2_DA+ ETH_CTRL: TPO+ Ethernet 2 Tx+ J1:10 ETH2_RX+/ETH2_DB+ ETH_CTRL: TPI+ Ethernet 2 Rx+ J1:10 ETH2_TX-/ETH2_DA- ETH_CTRL: TPO- Ethernet 2 Tx- J1:10 ETH2_RX-/ETH2_DB- ETH_CTRL: TPI- Ethernet 2 Rx- J1:10 J1:10 J1:10 ConnectCore for i.MX51 Hardware Reference Manual...
  • Page 22 EIM_DA0/TRACE16 i.MX51: EIM_DA0 Peripheral ETH_CTRL: A1 Application Data / Address J1:12 GPIO18 EIM_DA1/TRACE17 i.MX51: EIM_DA1 Peripheral ETH_CTRL: A2 Application Data / Address J1:12 GPIO18 EIM_DA2/TRACE18 i.MX51: EIM_DA2 Peripheral ETH_CTRL: A3 Application Data / Address ConnectCore for i.MX51 Hardware Reference Manual...
  • Page 23 EIM_DA10/TRACE26 i.MX51: EIM_DA10 Not used J1:13 GPIO18 EIM_DA11/TRACE27 i.MX51: EIM_DA11 Not used J1:13 J1:13 GPIO18 EIM_DA13/TRACE29 i.MX51: EIM_DA13 Not used J1:13 GPIO18 EIM_DA12/TRACE28 i.MX51: EIM_DA12 Not used J1:13 GPIO18 EIM_DA15/TRACE31 i.MX51: EIM_DA15 Not used ConnectCore for i.MX51 Hardware Reference Manual...
  • Page 24 EIM_D20 Peripheral ETH_CTRL: D4 4/USBH2_DATA4/AUD4_ Application TXD/TRACE4 Data J1:14 GPIO18 EIM_D23/GPIO2_ i.MX51: EIM_D23 Peripheral ETH_CTRL: D7 7/USBH2_DATA7/SPDIF_ Application OUT1/AUD4_TXFS/TRACE7 Data J1:14 GPIO18 EIM_D22/GPIO2_ i.MX51: EIM_D22 Peripheral ETH_CTRL: D8 6/USBH2_DATA6/AUD4_ Application TXC/TRACE6 Data J1:15 ConnectCore for i.MX51 Hardware Reference Manual...
  • Page 25 ETH_CTRL: D14 ROW6/SISG2/AUD6_ Application TXC/TRACE14 Data J1:16 GPIO18 EIM_A17/GPIO2_11 i.MX51: EIM_A17 Not used J1:16 GPIO18 EIM_A16/GPIO2_10 i.MX51: EIM_A16 Not used J1:16 GPIO18 EIM_A19/GPIO2_13 i.MX51: EIM_A19 Not used J1:16 GPIO18 EIM_A18/GPIO2_12 i.MX51: EIM_A18 Not used ConnectCore for i.MX51 Hardware Reference Manual...
  • Page 26 GPIO18 EIM_EB0 i.MX51: EIM_EB0 Not used J1:17 GPIO18 EIM_RW# i.MX51: EIM_RW Peripheral ETH_CTRL: WR# Application Read / Write J1:17 GPIO18 EIM_EB1 i.MX51: EIM_EB1 Not used J1:17 GPIO18 EIM_CRE/GPIO3_2 i.MX51: EIM_CRE Peripheral Application Interrupt input ConnectCore for i.MX51 Hardware Reference Manual...
  • Page 27: J2 Pinout

    EIM_BCLK Peripheral By default Application Clock Burst connected Developmen t Board. J2 pinout CAUTION! Do not connect signals marked NANDF_* to GND during boot time if you want to boot from NAND flash. ConnectCore for i.MX51 Hardware Reference Manual...
  • Page 28 HDMI, VGA DAT8 and LCD1 Data, Boot Configuration J2:10 GPIO27 DISP1_DAT9 i.MX51: DISP1_ HDMI, VGA DAT9 and LCD1 Data, Boot Configuration J2:11 GPIO27 DISP1_DAT10 i.MX51: DISP1_ HDMI, VGA DAT10 and LCD1 Data, Boot Configuration ConnectCore for i.MX51 Hardware Reference Manual...
  • Page 29 Data, Boot Configuration J2:19 GPIO27 DISP1_DAT18 i.MX51: DISP1_ Not used DAT18 J2:20 GPIO27 DISP1_DAT19 i.MX51: DISP1_ Not used DAT19 J2:21 GPIO27 DISP1_DAT20 i.MX51: DISP1_ Boot DAT20 Configuration J2:22 GPIO27 DISP1_DAT21 i.MX51: DISP1_ Boot DAT21 Configuration ConnectCore for i.MX51 Hardware Reference Manual...
  • Page 30 DI_GP1 Not used J2:35 GPIO27 DI_GP4/MII_RXD2 i.MX51: DI_GP4 LCD2 DRDY LAN8710: RXD2 J2:36 GPIO27 DI_GP3/MII_TX_ER i.MX51: DI_GP3 Not used LAN8710: INT#/TXER/TXD4 J2:37 GPIO27 DI1_D1_ i.MX51: DI_D1_CS LCD1 and CS/GPIO3_4 LCD2 Touch selection input ConnectCore for i.MX51 Hardware Reference Manual...
  • Page 31 J2:52 LEDAD MC13892: LEDAD Reserved J2:53 PMIC_LED LEDG MC13892: LEDG Not used J2:54 LEDMD MC13892: LEDMD Reserved J2:55 PMIC_LED LEDB MC13892: LEDB Not used J2:56 VSWLED J2:57 GPIO27 CSI2_D12/GPIO4_9 i.MX51: CSI2_D12 Camera 2 Data ConnectCore for i.MX51 Hardware Reference Manual...
  • Page 32 USB OTG DP J2:72 USB_OTG_VBUS i.MX51: VBUS USB OTG VBUS J2:73 AN_USB USB_OTG_DN i.MX51: DN USB OTG DN J2:74 GPIO27 GPIO1_8/USB_ i.MX51: GPIO_8 Not used J2:75 J2:76 GPIO27 GPIO1_ i.MX51: GPIO1_2 C Bus Clock MMA7455LR1:SCL 2/PWM1/I2C2_SCL ConnectCore for i.MX51 Hardware Reference Manual...
  • Page 33 WLAN: SDIO_ DATA2 J2:90 GPIO27 KEY_COL0 i.MX51: KEY_COL0 XBee Reset# J2:91 UHVIO33 SD2_DATA3/SD1_ i.MX51: SD2_ Reserved DATA7/SPI_SS2 DATA3 WLAN: SDIO_ DATA3 J2:92 GPIO27 KEY_COL1 i.MX51: KEY_COL1 Not used J2:93 GPIO27 KEY_ROW0 i.MX51: ROW0 Not used ConnectCore for i.MX51 Hardware Reference Manual...
  • Page 34 GPIO1_4 Reserved HDMI Interrupt and PMIC Watchdog input cannot be used at the same time. J2:110 UHVIO31 SD1_DATA3/AUD5_ i.MX51: SD1_ MicroSD TXFS/SPI_SS1 DATA3 Data J2:111 GPIO27 CSPI1_MOSI/I2C1_ i.MX51: CSPI1_ SPI_MOSI SDA/GPIO4_22 MOSI MC13892: MOSI ConnectCore for i.MX51 Hardware Reference Manual...
  • Page 35 UART3_ i.MX51: UART3_ UART3/XBee RXD/UART1_ DTR#/GPIO1_22 J2:123 GPIO27 UART2_ i.MX51: UART2_ UART2 TXD/GPIO1_21 Console J2:124 GPIO27 UART3_ i.MX51: UART3_ UART3/XBee TXD/UART1_ DSR#/GPIO1_23 J2:125 GPIO27 USBH1_ i.MX51: USBH1_ USB Host DATA2/UART2_ DATA2 TXD_GPIO1_13 J2:126 - ConnectCore for i.MX51 Hardware Reference Manual...
  • Page 36 USB Host MISO/GPIO1_28 J2:136 GPIO27 USBH1_ i.MX51: USBH1_ USB Host DATA7/CSPI1_ DATA7 SS3/SPI2_ SS3/GPIO1-18 J2:137 GPIO27 AUD3_BB_ i.MX51: AUD3_BB_ Audio CODEC TXD/GPIO4_18 and HDMI Audio J2:138 GPIO27 USBH1_CLK/SPI_ i.MX51: USBH1_ USB Host SCLK/GPIO1_ 25/I2C2_SCL/ ConnectCore for i.MX51 Hardware Reference Manual...
  • Page 37 NAND_FLASH: D1/SD4_ I/O1 DATA6/GPIO4_7 J2:149 UHVIO31 NANDF_D4/PATA_ i.MX51: NANDF_D4 Reserved NAND_FLASH: D4/SD4_ I/O4 CD/GPIO4_4 J2:150 UHVIO31 NANDF_D3/PATA_ i.MX51: NANDF_D3 Reserved NAND_FLASH: D3/SD4_ I/O3 DATA4/GPIO4_5 J2:151 UHVIO31 NANDF_D6/PATA_ i.MX51: NANDF_D6 Reserved NAND_FLASH: D6/SD4_ I/O6 LCTL/GPIO4_2 ConnectCore for i.MX51 Hardware Reference Manual...
  • Page 38 NANDF_ Reserved D13/GPIO3_ 27/SD3_D5 J2:161 UHVIO31 NANDF_ i.MX51: NANDF_ Reserved CS0#/GPIO3_16 NAND_FLASH: CE# J2:162 UHVIO31 NANDF_D15/PATA_ i.MX51: NANDF_ Reserved D15/GPIO3_ 25/SD3_D7 J2:163 UHVIO31 NANDF_ i.MX51: NANDF_ Digital I/O CS2#/PATA_ Connector NAND_FLASH: NC CS0#/GPIO3_18 ConnectCore for i.MX51 Hardware Reference Manual...
  • Page 39 Reserved BUFFER_ NAND_FLASH: ALE EN/GPIO3_5 J2:174 UHVIO31 NANDF_RE#/PATA_ i.MX51: NANDF_ Reserved DIOR/GPIO3_4 RE_B NAND_FLASH: RE# J2:175 UHVIO31 NANDF_ i.MX51: NANDF_ Reserved WP#/PATA_ WP_B NAND_FLASH: DMACK/GPIO3_7 J2:176 UHVIO31 NANDF_CLE/PATA_ i.MX51: NANDF_ Reserved RESET/GPIO3_6 NAND_FLASH: CLE ConnectCore for i.MX51 Hardware Reference Manual...
  • Page 40 The signal name value listed for pins 85 and 115 (above) does not match what is listed in the schematics. This is simply a documentation error, functionality of these pins works according to what is listed in this guide. ConnectCore for i.MX51 Hardware Reference Manual...
  • Page 41: Power

    About the module Power Power Module power supplies The following figure shows the power supply scheme of the ConnectCore for i.MX51 module. Supply inputs The ConnectCore for i.MX51module has the following supply inputs: Battery input (VLIO) Charger input (VCHRG) Coin Cell input (VCC_COINCELL) Coin cell input (VCC_COINCELL) The VCC_COINCELL pin allows connection to either a coin cell or a supercap.
  • Page 42: Supply Outputs

    +3.15 V +3.3 V The ConnectCore for i.MX51 module has a DC/DC converter to generate a +3.3V supply. This supply is used on the module to power the WLAN interface, the Ethernet PHY and the Ethernet Controller. This power regulator can be enabled/disabled by the software to save power when the module is in the low power modes.
  • Page 43: Mc13892 Power Management

    The current available to supply off-module components is 300mA. MC13892 power management The ConnectCore for i.MX51 module is designed with Freescale MC13892 Power Management chip. This chip provides reference and supply voltages for the i.MX51 as well as for the peripheral devices.
  • Page 44: Memory

    Memory DDR2 SDRAM memory The ConnectCore for i.MX51 module provides up to 512 MB of DDR2-400 Synchronous dynamic random access memory (SDRAM) memory. The module can support up to four 16-bit, 128Mb, DDR2-400 chips, configured as two banks of 32-bits of 128 Mb double data rate (DDR)2-400 memory.
  • Page 45: Chip Selects

    Chip selects Chip selects Chip select memory map The ConnectCore for i.MX51 has eight chip select signals, two for dynamic memory and six for static memory. The table below shows the memory map of these chip select signals. Name Pin Address range...
  • Page 46: Multiplexed Gpio

    Multiplexed GPIO GPIO multiplexing table The ConnectCore for i.MX51 has four GPIO banks. Each bank provides 32 bidirectional general purpose input and output signals. The GPIO pins are multiplexed with other functions on the module. For each pin there are up to 8 muxing options (called ALT modes).
  • Page 47 EIM_D22 EIM_D22 GPIO2_7 ALT1 EIM_D23 EIM_D23 GPIO2_8 ALT1 EIM_D24 EIM_D24 GPIO2_9 ALT1 EIM_D27 EIM_D27 GPIO2_10 ALT1 EIM_A16 GPIO GPIO2_11 ALT1 EIM_A17 GPIO GPIO2_12 ALT1 EIM_A18 GPIO GPIO2_13 ALT1 EIM_A19 GPIO GPIO2_14 ALT1 EIM_A20 GPIO ConnectCore for i.MX51 Hardware Reference Manual...
  • Page 48 ALT4 DI1_D0_CS LCD Touch Screen interrupt ALT3 NANDF_WE_B NANDF_WE_B GPIO3_4 ALT4 DI1_D1_CS LCD1_TCH_INT/TCH_EXT# ALT3 NANDF_RE_B NANDF_RE_B GPIO3_5 ALT4 DISPB2_SER_DIN GPIO ALT3 NANDF_ALE NANDF_ALE GPIO3_6 ALT4 DISPB2_SER_DIO User Button 1 / GPIO ALT3 NANDF_CLE NANDF_CLE ConnectCore for i.MX51 Hardware Reference Manual...
  • Page 49 NANDF_D15 SD3_DATA7 GPIO3_26 ALT3 NANDF_D14 SD3_DATA6 GPIO3_27 ALT3 NANDF_D13 SD3_DATA5 GPIO3_28 ALT3 NANDF_D12 SD3_DATA4 GPIO3_29 ALT3 NANDF_D11 SD3_DATA3 GPIO3_30 ALT3 NANDF_D10 SD3_DATA2 GPIO3_31 ALT3 NANDF_D9 SD3_DATA1 GPIO4_0 ALT3 NANDF_D8 SD3_DATA0 GPIO4_1 ALT3 NANDF_D7 NANDF_D7 ConnectCore for i.MX51 Hardware Reference Manual...
  • Page 50 CSPI1_SS0 (MC13892 Chip select) GPIO4_25 ALT3 CSPI1_SS1 CSPI1_SS1 GPIO4_26 ALT3 CSPI1_RDY LCD SPI chip select GPIO4_27 ALT3 CSPI1_SCLK CSPI1_SCLK GPIO4_28 ALT3 UART1_RXD UART1_RXD GPIO4_29 ALT3 UART1_TXD UART1_TXD GPIO4_30 ALT3 UART1_RTS UART1_RTS GPIO4_31 ALT3 UART1_CTS UART1_CTS ConnectCore for i.MX51 Hardware Reference Manual...
  • Page 51: Interfaces

    Interfaces 1-Wire The ConnectCore for i.MX51 provides a 1-Wire communication interface. The module sends or receives one bit at a time. The required protocol for accessing the generic 1-Wire device is defined by Maxim. The main features of the 1-Wire interface are the following:...
  • Page 52: Synchronous Serial Interface (Ssi)

    For more information refer to the datasheet of the Freescale MC13892 Power Management chip. Synchronous Serial Interface (SSI) The ConnectCore for i.MX51 module provides up to three synchronous serial interfaces (SSI) that allows communicating with a variety of serial devices as standard CODECs, audio CODECs implementing the I S standard and Intel AC97 standard.
  • Page 53: External Memory Interface (Emi)

    Connection to the EIM_D[23:16] pads is not supported. Ethernet 1 The ConnectCore for i.MX51 provides a Fast Ethernet Controller (FEC) designed to support both 10 and 100 Mb/s Ethernet/IEEE 802.3 networks. A low power consumption 10/100 Ethernet transceiver (LAN8710A) from SMSC is used on the module to complete the interface to the media.
  • Page 54: I2C

    About the module Multiplexed GPIO Ethernet 2 The ConnectCore for i.MX51 module can provide a high-performance 10/100Mb Ethernet controller (LAN9221) with integrated MAC and PHY from SMSC as a second Ethernet port. The main features of this Ethernet controller are the following:...
  • Page 55: Video Subsystem

    H.264/AVC encoder for baseline profile MPEG-4 encoder for simple profile H.263 encoder for baseline profile MJPEG encoder for baseline profile Multiple codec: supports up to 4 decoding/encoding processes simultaneously, each process can have a different format ConnectCore for i.MX51 Hardware Reference Manual...
  • Page 56: Image Processing Unit (Ipu)

    The image processing unit has the following blocks: Camera Sensor Interface - CSI Controls a camera port; provides interface to an image sensor or a related device. The ConnectCore for i.MX51 has two camera blocks. ConnectCore for i.MX51 Hardware Reference Manual...
  • Page 57: Keypad

    About the module Multiplexed GPIO Display Interface - DI Provides interface to displays, display controllers and related devices. The ConnectCore for i.MX51 has two camera blocks. Display Controller - DC Controls the display ports Display Processor - DP Performs the processing required for data sent to display...
  • Page 58: Memory Cards

    About the module Multiplexed GPIO Memory cards The ConnectCore for i.MX51 module provides up to four MMC/SD/SDIO interfaces. MultiMediaCard (MMC) This is a universal low-cost data storage and communication media that is designed to cover a wide area of applications including mobile video and gaming, WLAN or other wireless networks.
  • Page 59: Pwm

    Can be programmed to be active in low power and debug modes Interrupts at compare and rollover The ConnectCore for i.MX51 provides a Real Time Clock and a Secure Real Time clock. The real time clock function is provided including time and day counters as well as an alarm function.
  • Page 60: Spi

    The UART 2 and UART 3 ports are 4-wire UART ports with data lines RXD/TXD and the handshake lines RTS#/CTS#. The main features of these UART ports are the following: 7 or 8 data bits 1 or 2 stop bits Programmable parity (even, odd, and no parity) ConnectCore for i.MX51 Hardware Reference Manual...
  • Page 61: Usb Host And Usb Otg

    Up to 8 bidirectional endpoints WLAN In addition to the on-module Ethernet interface, the ConnectCore for i.MX51 module can also provide an optional 802.11a/b/g/n WLAN interface with data rates up to 54 Mb/s on the a/b/g band and up to 65 Mb/s on the n band.
  • Page 62 About the module Multiplexed GPIO On the ConnectCore Wi-i.MX51 module variant, attach the antennas with the U.FL-RP-SMA female cable to the primary connector and secondary connector on the module. Note When disconnecting U.FL connectors, we strongly recommend the use of a U.FL plug extraction tool (Hirose P/N U.FL-LP-N-2 or U.FL-LP(V)-N-2) to avoid damage to the U.FL connectors on the...
  • Page 63 About the module Multiplexed GPIO ConnectCore for i.MX51 Hardware Reference Manual...
  • Page 64 About the development board The development board supports the ConnectCore for i.MX51 module. This section describes the interfaces of the development board and explains how to configure the board for your requirements. The development board has two 180-pin connectors that mate with the module connectors.
  • Page 65: About The Development Board

    About the development board The development board supports the ConnectCore for i.MX51 module. This section describes the interfaces of the development board and explains how to configure the board for your requirements. The development board has two 180-pin connectors that mate with the module connectors.
  • Page 66: The Development Board

    About the development board About the development board The development board ConnectCore for i.MX51 Hardware Reference Manual...
  • Page 67: Switches And Push-Buttons

    POR# or optionally RSTIN# to ground. Power button, S11 The power button S11, generates a Turn On/Turn Off interrupt to the MC13892 power management device on the module. ConnectCore for i.MX51 Hardware Reference Manual...
  • Page 68: User Buttons, S3 And S5

    When in Off mode or in low power mode, the module can be powered via the Turn On event generated by pressing the Power button. User buttons, S3 and S5 Use the user push-buttons to interact with the applications running on the ConnectCore for i.MX51 module. Use these module signals to implement the push-buttons: Button...
  • Page 69: Uart 2 Switch, S7

    S9 is configured in serial downloader. SwitchPin Function Comments S8.1 On = Boot Applies only if switch S9 is configured in internal from boot mode expansion device Off = Boot from NAND Flash ConnectCore for i.MX51 Hardware Reference Manual...
  • Page 70 Internal Boot configured by fuse block S9.1 / S9.2 On / On Serial downloader For a detailed description of the ConnectCore for i.MX51 boot mode functionality, refer to the Freescale i.MX51 Processor Hardware Reference Manual. ConnectCore for i.MX51 Hardware Reference Manual...
  • Page 71: Jumpers

    When set on positions 2-3, the +3.3V supply of the development board is generated on the module. LED 1, J16 When set, enables the User LED 1 (LE51) to show the status of this signal (on if low). ConnectCore for i.MX51 Hardware Reference Manual...
  • Page 72: Led 2, J9

    When set, this jumper supplies the real time clock with +3V from the lithium coin cell battery, even if the board is switched off. JTAG mod., J4 When set, this jumper disables the JTAG interface for the ConnectCore for i.MX51. When removed, the JTAG interface is enabled. ConnectCore for i.MX51 Hardware Reference Manual...
  • Page 73: Leds

    LE3 ON indicates that +9VDC / +30VDC power is present LE4 ON indicates that battery power is present LE6 ON indicates that +5VDC power for the development board is present LE7 ON indicates that +3.3VDC power for the development board is present ConnectCore for i.MX51 Hardware Reference Manual...
  • Page 74: User Leds, Le49 And Le51

    CTS# XBee Associate, LE50 This LED is connected to the Associate output of the Digi XBee module. This LED provides information of the device's network status and diagnostics information. For a more in-depth description of this LED, refer to the Digi XBee modules documentation available at www.digi.com.
  • Page 75: Audio Interface

    A Wolfson WM8753L audio CODEC is used in the development board. This audio CODEC is controlled through the I2C port 2 of the ConnectCore for i.MX51. Digital audio data is sent/received between the audio CODEC and the ConnectCore for i.MX51 through an I S interface (AUD3 channel of the i.MX51 AUDMUX).
  • Page 76: Line-Out Connector Pinout, J18

    About the development board Audio interface Line-out connector pinout, J18 Signal LINE-OUT-RIGHT LINE-OUT-LEFT HEADPHONE-DETECT Line-in connector pinout, J12 Signal LINE-IN-RIGHT LINE-IN-LEFT Microphone connector pinout, J15 Signal MIC-IN MICBIAS ConnectCore for i.MX51 Hardware Reference Manual...
  • Page 77: Coin Cell Battery

    Ettinger 15.61.602 Panasonic CR2032N The development board provides a coin cell battery to back up the module’s integrated RTC while main power is disconnected. Jumper J3 controls if the coin cell battery power is available. ConnectCore for i.MX51 Hardware Reference Manual...
  • Page 78: Camera Interfaces

    0 x 5C Camera 2 0 x 48 Two 2 x 10 pin headers, X15 and X17, are provided on the development board for connecting two Digi camera application kits (optional) or customer specific hardware. X15 connector for camera 1 X17 connector for camera 2 ConnectCore for i.MX51 Hardware Reference Manual...
  • Page 79: X15 Pinout

    CSI1_D15 CSI1_D16 CSI1_D17 CSI1_D18 CSI1_D19 CSI1_MCLK CSI1_PIXCLK CSI1_HSYNC/GPIO3_15 CSI1_VSYNC/GPIO3_14 GPIO1_2/I2C2_SCL GPIO1_3/I2C2_SDA CSI1_D10 CAMRESET1#/GPIO3_13/CSI1_D19 CSI1_D11 X17 pinout Signal Signal +2.775V CSI2_D12/GPIO4_9 CSI2_D13/GPIO4_10 CSI2_D14 CSI2_D15 CSI2_D16 CSI2_D17 CSI2_D18/GPIO4_11 CSI2_D19/GPIO4_12 CSI1_MCLK CSI2_PIXCLK/GPIO4_15 CSI2_HSYNC/GPIO4_14 CSI2_VSYNC/GPIO4_13 GPIO1_2/I2SC2_SCL GPIO1_3/I2C2_SDA CAMRESET2#/APIO3_7 ConnectCore for i.MX51 Hardware Reference Manual...
  • Page 80: Digital Io Interface

    The development board provides a 3.81mm green terminal block, X45, for accessing eight on chip digital GPIOs of the i.MX51 CPU. Signal Voltage Level GPIO3_11/SPI2_MISO/NANDF_RB3 +3.15V GPIO3_18/NANDF_CS2# +3.15V GPIO3_9/SPI2_RDY/USER_LED2/NANDF_RB1 +3.15V GPIO3_10/SPI2_SCLK/USER_LED1/NANDF_RB2 +3.15V GPIO3_20/NANDF_CS4# +3.15V ConnectCore for i.MX51 Hardware Reference Manual...
  • Page 81: Ethernet 1 Interface

    The digital I/O interface is not protected against ESD, over voltage or inverse polarity. Care must be taken when using these signals. WARNING! X45 pins 1, 3, and 4 should not be connected to GND during boot time if you intend to boot from NAND flash. Ethernet 1 interface ConnectCore for i.MX51 Hardware Reference Manual...
  • Page 82: Ethernet 1, Rj-45 Connector X7

    The development board provides one 8-wire RJ-45 jack with integrated 1:1 transformers and link/activity LEDs for the Ethernet 1 interface. This interface is attached to the Fast Ethernet controller (FEC) of the i.MX51. The ConnectCore for i.MX51 module provides a 10/100 Ethernet PHY chip for this interface.
  • Page 83: Ethernet 2 Interface

    About the development board Ethernet 2 interface Ethernet 2 interface The development board provides a 2x20 expansion connector for connecting an optional Digi Ethernet adapter board (100M_ETHADPT) or customer specific setup. The Ethernet 2 interface is provided by an optional on-module Ethernet MAC/PHY.
  • Page 84 About the development board Ethernet 2 interface Signal Signal ETH2_TX+ ETH2_RX+ ETH2_TX- ETH2_RX- Reserved (ETH2_DC+) Reserved (ETH2_DD+) Reserved (ETH2_DC-) Reserved (ETH2_DD-) ETH2_ACTIVITY# ETH2_LINK# ConnectCore for i.MX51 Hardware Reference Manual...
  • Page 85: Hdmi Interface

    HDMI interface The development board provides an HDMI interface connected to the display interface 1 of the ConnectCore for i.MX51 CPU. An Analog Devices AD9389 HDMI transmitter is used in the development board. This HDMI transmitter is controlled through the I C port 2 of the ConnectCore for i.MX51.
  • Page 86 About the development board HDMI interface Signal HDMI_TX2+ HDMI_TX2- HDMI_TX1+ HDMI_TX1- HDMI_TX0+ HDMI_TX0- HDMI_TXC+ HDMI_TXC- HDMI_SCL HDMI_SDA HOTPLUG_DET ConnectCore for i.MX51 Hardware Reference Manual...
  • Page 87: I2C Interface

    The I2C port 2 is connected to the following headers/interfaces on the development board. Interface I2C Address (7 bits) I2C Header Camera 1 0 x 5 C (Digi CC-ACC-MT9V111) Camera 2 0 x 4 8 (Digi CC-ACC-MT9V111) HDMI Transmitter 0 x 39 LCD 1 LCD 2 ConnectCore for i.MX51 Hardware Reference Manual...
  • Page 88 Interface I2C Address (7 bits) Audio CODEC 0 x 1A Peripheral connector C port 2 is connected to the following interfaces of the ConnectCore for i.MX51 module: C Address (7 bits) Interface Accelerometer (MMA7455L) 0 x 1D The table below provides the pinout of connector P22:...
  • Page 89: Jtag Interface

    The standard JTAG ARM connector is a 20-pin header and can be used to connect development tools (ICS) such as Ronetix PEEDI or other. Function Function +1.8V +3.3V JTAG_TRST# JTAG_TDI JTAG_TMS JTAG_TCK Reserved (RTCK) ConnectCore for i.MX51 Hardware Reference Manual...
  • Page 90: Lcd Interfaces

    JTAG_RESET# JTAG_DE# Note In order to enable ETM functionality, Digi offers an optional ETM adapter board (sold separately, Digi P/N CC-ACC-MX51-ETM). Please contact us. LCD interfaces The development board provides two 2x40 pin, 1.27mm connectors for accessing a Digi-provided LCD application boards (CC-ACC0LCDW-70) or a user defined LCD application board.
  • Page 91: Lcd 1 Connector, P1

    LCD1_DATA15 (R5) LCD1_DATA16 (R6) LCD1_DATA17 (R7) LCD1_DATA10 (G0) LCD1_DATA11 (G1) LCD1_DATA6 (G2) LCD1_DATA7 (G3) LCD1_DATA8 (G4) LCD1_DATA9 (G5) LCD1_DATA10 (G6) LCD1_DATA11 (G7) LCD1_DATA4 (B0) LCD1_DATA5 (B1) LCD1_DATA0 (B2) LCD1_DATA1 (B3) LCD1_DATA2 (B4) LCD1_DATA3 (B5) ConnectCore for i.MX51 Hardware Reference Manual...
  • Page 92: Lcd 2 Connector, P2

    LCD 2 connector, P2 This connector provides access to the following capabilities: 18-bit (RGB x 8bit) LCD SPI bus for a touch screen controller Touch screen (on-module, shared with LCD1) Interrupt input for touch screen C bus ConnectCore for i.MX51 Hardware Reference Manual...
  • Page 93: P2 Pinout

    LCD2_DATA11 (G1) LCD2_DATA6 (G2) LCD2_DATA7 (G3) LCD2_DATA8 (G4) LCD2_DATA9 (G5) LCD2_DATA10 (G6) LCD2_DATA11 (G7) LCD2_DATA4 (B0) LCD2_DATA5 (B1) LCD2_DATA0 (B2) LCD2_DATA1 (B3) LCD2_DATA2 (B4) LCD2_DATA3 (B5) LCD2_DATA4 (B6) LCD2_DATA5 (B7) LCD2_BIAS LCD2_PCLK LCD2_PWREN# LCD2_VSYNC LCD2_HSYNC ConnectCore for i.MX51 Hardware Reference Manual...
  • Page 94 About the development board LCD interfaces Function Function TOUCH_X1 TOUCH_Y1 TOUCH_X2 TOUCH_Y2 _SDA _SCL LCD_SPI_SS# SPI1_CLK SPI1_MOSI SPI1_MISO RESET# LCD2_TOUCH_INT/EXT# LCD2_GPIO1 LCD2_GPIO2 LCD_PENIRQ +3.3V +3.3V +9-30V +9-30V +9-30V +9-30V LED_BCK+ LED_BCK- ConnectCore for i.MX51 Hardware Reference Manual...
  • Page 95: Microsd™ Card Interface

    The MicroSD connector used on the development board does not provide a card detect pin (pin-9 and pin-10 are connected to chassis). A hot-plug insertion or removal is not possible with this connector. The following table shows the pinout of the MicroSD connector: ConnectCore for i.MX51 Hardware Reference Manual...
  • Page 96 About the development board MicroSD™ card interface Signal SD_DATA2 SD_DATA3 SD_CMD +3.3V SD_CLK SD_DATA0 SD_DATA1 SD_CD (Connected to chassis) SD_CD (Connected to chassis) ConnectCore for i.MX51 Hardware Reference Manual...
  • Page 97: Module Connectors And Signal Rails

    The development board provides two 2x80 pin signal rails, J25 and J26. These connectors provide most of the signals available on the module connectors and can be used for measurement or development purposes. J25 corresponds to module connector J1 J26 corresponds to module connector J2 ConnectCore for i.MX51 Hardware Reference Manual...
  • Page 98: J25 Pinout

    RS_WLAN_ACTIVE RS_BT_ACTIVE +2.775V WLAN_DISABLE# +2.775V +2.775V MC13892_GPO1 +2.775V PMIC_PWRON1 PMIC_STDBY_REQ PMIC_INT_REQ PWRGTDRV1 CHRGLED PWRGTDRV2 CHRGSE1# VCC_COINCELL VLIO +5V_IN VLIO +5V_IN VLIO +5V_IN DISP2_SER_DIN/GPIO3_5 DISPB2_SER_DIO/GPIO3_6 DISPB2_SER_RS/GPIO3_8 DISPB2_SER_CLK/GPIO3_7 DISP2_DATA0/MII_RXD3/USBH3_CLK DISP2_DATA1/MII_RX_ER/USBH3_DIR DISP2_DATA2 DISP2_DATA3 DISP2_DATA4 DISP2_DATA5 DISP2_DATA6/MII_TXD1/USBH3_STP DISP2_DATA7/MII_TXD2/USBH3_NXT ConnectCore for i.MX51 Hardware Reference Manual...
  • Page 99 JTAG_DE# JTAG_TMS RESET_IN# JTAG_TDI +1.8V JTAG_TDO EIM_CS1/GPIO2_26 POR# EIM_CS3/GPIO2_28 EIM_CS0/GPIO2_25 EIM_CS5_LAN9221_CS#/GPIO2_30 EIM_CS2/GPIO2_27 EIM_LBA/GPIO3_1 EIM_CS4/GPIO2_29 EIM_DA1/TRACE17 EIM_DTACK/GPIO2_31 EIM_DA3/TRACE19 EIM_DA0/TRACE16 EIM_DA5/TRACE21 EIM_DA2/TRACE18 EIM_DA7/TRACE23 EIM_DA4/TRACE20 EIM_DA9/TRACE25 EIM_DA6/TRACE22 EIM_DA11/TRACE27 EIM_DA8/TRACE 24 EIM_DA13/TRACE29 EIM_DA10/TRACE26 EIM_DA15/TRACE31 EIM_DA12/TRACE28 EIM_DA17/TRACE1 EIM_DA14/TRACE30 EIM_DA19/TRACE3 ConnectCore for i.MX51 Hardware Reference Manual...
  • Page 100: J26 Pinout

    EIM_A18/GPIO2_12 EIM_A25/GPIO2_19 EIM_A20/GPIO2_14 EIM_A27/GPIO2_21 EIM_A22/GPIO2_16 EIM_OE#/GPIO2_24 EIM_A24/GPIO2_18 EIM_RW# EIM_A26.GPIO2_20 EIM_CRE/GPIO3_2 EIM_EB0 EIM_WAIT EIM_EB1 EIM_EB2/GPIO2_22/TRCTL EIM_BCLK EIM_EB3/GPIO2_23/TRCLK NANDF_ALE/GPIO3_5 NAND_RE#/SD3_DATA1/GPIO3_4 NANDF_WP#/SD3_DATA2/GPIO3_7 NANDF_CLE/GPIO3_6 NANDF_RB1_SP12_RDY/GPIO3_9 NANDF_RB0/SD3_DATA3/GPIO3_8 NANDF_RB3/SP12_MISO/GPIO3_11 NANDF_R2/SP12_SCLK/GPIO3_10 J26 pinout Pin Signal Pin Signal DISP1_DAT0 DISP1_DAT1 DISP1_DAT2 DISP1_DAT3 ConnectCore for i.MX51 Hardware Reference Manual...
  • Page 101 DI1_PIN2 DI1_DISP_CLK DI1_PIN11/GPIO3_0 DI1_PIN3 DI1_PIN13/GPIO3_2 DI1_PIN12/GPIO3_1 DI1_PIN15 DI_GP1 DI_GP2 DI_GP3/MII_TX_ER DI_GP4/MII_RXD2 DI1_D0_CS/GPIO3_3 DI1_D1_CS/GPIO3_4 ADIN5 TOUCH_X1 ADIN6 TOUCH_X2 ADIN7 TOUCH_Y1 ADC_GND TOUCH_Y2 ADTRIG SWBST LEDR LEDG LEDB CSI2_D12/GPIO4_9 CSI2_D13/GPIO4_10 CSI2_D14 CSI2_D15 CSI2_D16 CSI2_D17 CSI2_D18/GPIO4_11 CSI2_D19/GPIO4_12 ConnectCore for i.MX51 Hardware Reference Manual...
  • Page 102 104 CSPI1_SS1/AUD4_TXD/GPIO4_25 105 UART1_RXD/GPIO4_28 106 CSPI1_RDY/AUD4_TXFS/GPIO4_26 107 UART1_TXD/PWM2/GPIO4_29 108 UART1_RTS#/GPIO4_30 109 UART2_RXD/GPIO1_20 110 UART1_CTS#/GPIO4_31 111 UART2_TXD/GPIO1_21 112 UART3_RXD/UART1_DTR#/GPIO1_22 113 USBH1_DATA2/UART2_TXD/GPIO1_13 114 UART3_TXD/UART1_DSR#/GPIO_23 115 USBH1_DATA4/SPI_SS0/GPIO1_15 116 USBH1_DATA0/UART2_CTS#/GPIO1_11 117 USBH1_DATA6/SPI_SS2/GPIO1_17 118 USBH1_DATA1/UART2_RXD/GPIO1_12 119 USBH1_DIR/SPI_MOSI/GPIO1_26/I2C2_ 120 USBH1_DATA3/UART2_RTS#/GPIO1_14 ConnectCore for i.MX51 Hardware Reference Manual...
  • Page 103 144 NANDF_D9/PATA_D9/GPIO3_31/SD3_D1 145 NANDF_D12/PATA_D12/GPIO3_28/SD3_ 146 NANDF_D11/PATA_D11/GPIO3_29/SD3_D3 147 NANDF_D14/PATA_D14/GPIO3_26/SD3_ 148 NANDF_D13/PATA_D13/GPIO3_27/SD3_D5 149 NANDF_CS0#/GPIO3_16 150 NANDF_D15/PATA_D15/GPIO3_25/SD3_D7 151 NANDF_CS2#/PATA_CS0#/GPIO3_18 152 NANDF_CS1#/GPIO3_17 153 NANDF_CS4#/PATA_DA0/GPIO3_20 154 NANDF_CS3#/PATA_CS1#/GPIO3_19 155 NANDF_CS6#/PATA_DA2/GPIO3_22 156 NANDF_CS5#/PATA_DA1/GPIO3_21 157 NANDF_RDY_INT/GPIO3_24 158 NANDF_CS7#/GPIO3_23 159 NANDF_WE#/PATA_DIOW/GPIO3_3 160 GPIO_NAND/PATA_INTRQ/GPIO3_12 ConnectCore for i.MX51 Hardware Reference Manual...
  • Page 104: Peripheral Application Header

    P21, Peripheral application header. Provides access to a 16-bit data bus, 10-bit address bus and control signals (such as CS#, OE#, WE#), as well as I2C and power (+3.3V). Using these signals you can connect Digi-specific extension modules or your own custom daughter card to the module's address/data bus and other interfaces.
  • Page 105 The Address bus signals A0 - A9 are connected to the i.MX51 data/address bus signals DA0 - DA9. The BE2# signal is connected to the i.MX51 byte enable 2 (D16 - D23). The BE3# signal is connected to the i.MX51 byte enable 3 (D24 - D31). ConnectCore for i.MX51 Hardware Reference Manual...
  • Page 106: Power-Over-Ethernet (Poe) - Ieee802.3Af

    Power-Over-Ethernet (PoE) - IEEE802.3af The development board provides two PoE module connectors, P17 and P18, to plug a Digi PoE module (DG-ACC-POE). The PoE module is an optional accessory item that can be plugged on the development board through the two connectors.
  • Page 107: The Poe Module

    Plug in the PoE module at a right angle to the development board, as shown in the picture below. Note the PoE module is part of the optional Digi 802.3af application kit (sold separately, Digi P/N DG- ACC-POE). PoE connector (power in), P17...
  • Page 108: Main Power Connector

    About the development board Main power connector Signal PoE_GND PoE_GND Main power connector The main power connector (X24) is a barrel connector for the development board’s 9-30VDC power supply. The figure below shows the polarity. ConnectCore for i.MX51 Hardware Reference Manual...
  • Page 109: Sd-Card Interface

    The development board provides one SD/MMC card connector, X18. This interface is connected to the enhanced Secured Digital Host controller 3 (eSDHC3) of the i.MX51 CPU. The following table provides the pinout of the SD/MMC connector: Function SD_DATA3 SD_CMD# ConnectCore for i.MX51 Hardware Reference Manual...
  • Page 110 About the development board SD-card interface Function +3.3V SD_CLK SD_DATA0 SD_DATA1 SD_DATA2 SD_CD# SD_WP# ConnectCore for i.MX51 Hardware Reference Manual...
  • Page 111: Spi Interface

    The development board provides access to the SPI interface on the module using the SPI header, P24. This interface is connected to i.MX51 ECSPI1 port. The SPI bus is connected to the following interfaces on the development board: Interface Chip Select SPI Header CSPI1_SS1/GPIO4_25 LCD1 GPIO4_26 (*) LCD2 GPIO4_26 (*) ConnectCore for i.MX51 Hardware Reference Manual...
  • Page 112 (*) the SPI chip select signal for the two LCD interfaces is generated with a logic combination of GPIO4_26 and the touch selection jumper (J20). The SPI bus is connected to the following interfaces of the ConnectCore for i.MX51 module. Interface...
  • Page 113: Uart Interface

    The serial port 2 interface is connected to i.MX51 UART port 2. The corresponding line driver on the development board can be enabled or disabled using switch S7. Refer to Switches and push-buttons for more information. Serial port 2 pins are allocated as shown: Pin Function Defaults to GPIO1_20 ConnectCore for i.MX51 Hardware Reference Manual...
  • Page 114: Serial Port 1, Mei Interface, X30

    The serial (UART) port 3 interface is a TTL interface connected to a 2x5 pin, 2.54mm connector, X19. The connector supports only TTL level signals. The serial port 3 interface is connected to i.MX51 UART port 3. Serial port 3 pins are allocated as shown: ConnectCore for i.MX51 Hardware Reference Manual...
  • Page 115 Refer to Jumpers for more information. Ω By default serial port 3 CTS# signal is not connected to X19. A 0 resistor, R44, must be manually populated to connect this signal to the X19 connector. ConnectCore for i.MX51 Hardware Reference Manual...
  • Page 116: Usb Host Interface

    USB hub is used in the development board to convert the USB host port 1 of the module into four USB host ports. The module supports low, full and high speed USB 2.0 connectivity. ConnectCore for i.MX51 Hardware Reference Manual...
  • Page 117: Usb Otg Interface

    About the development board USB OTG interface USB OTG interface USB OTG connector, J11 The development board provides a standard mini-AB type receptacle for a USB OTG connection. The module supports full and high speed USB2.0 connectivity. ConnectCore for i.MX51 Hardware Reference Manual...
  • Page 118: User Interface

    The table below shows the GPIO signal assigned to the user interface, and the jumpers used to enable/disable the buttons and LEDs: Signal GPIO Jumper Comment USER_BUTTON1 GPIO3_6 10K pull-up to +2.775V on the development board USER_LED1# GPIO3_10 J16 ConnectCore for i.MX51 Hardware Reference Manual...
  • Page 119: Analog Video Interface

    The development board provides an Analog Video connector. This connector is a 15-pin female connector, labeled X32. The Analog Video interface is connected to the Display 1 interface of the i.MX51 CPU. The table below shows the pinout of the Analog Video connector. ConnectCore for i.MX51 Hardware Reference Manual...
  • Page 120 About the development board Analog video interface Pin Signal VGA_RED VGA_GREEN VGA_BLUE RED_RETURN GREEN_RETURN BLUE_RETURN HSYNC# VSYNC# ConnectCore for i.MX51 Hardware Reference Manual...
  • Page 121: Wlan Interface

    The development board provides the following connectors for the WLAN interface: P12 and P13: these two UFL connectors are used to connect the WLAN interface of the ConnectCore for i.MX51 to the development board. Two coaxial cables are used for this connection.
  • Page 122 About the development board WLAN interface ConnectCore for i.MX51 Hardware Reference Manual...
  • Page 123: Digi Xbee Interface

    Digi XBee interface Digi XBee module connectors, X28 and X29 The development board provides two 10-pin, 2.0mm connectors, X28 and X29, supporting a Digi XBee module. The XBee serial port is shared with UART port 3 on the development board. Two jumpers (J30 and J31) are used in the development board to select the connector where serial port 3 will be available.
  • Page 124 Digi XBee interface Signal Signal X28-1 +3.3V X29-1 IDENT X28-2 XBEE_DOUT X29-2 X28-3 XBEE_DIN X29-3 X28-4 X29-4 X28-5 XBEE_RESET# X29-5 XBEE_RTS# X28-6 X29-6 ASSOC X28-7 X29-7 X28-8 X29-8 ON/SLEEP# X28-9 XBEE_SLEEP_RQ X29-9 XBEE_CTS# X28-10 GND X29-10 ConnectCore for i.MX51 Hardware Reference Manual...
  • Page 125 Module specifications This section provides ConnectCore for i.MX51 module specifications. Mechanical specifications Environmental specifications Network interface Electrical characteristics ConnectCore for i.MX51 Hardware Reference Manual...
  • Page 126: Module Specifications

    We recommend using a M2x8mm PCB standoff with a slotted cheese head screw, DIN 84, M2x04, 6MM (Digi P/N MA00898) in combination with a flat washer, DIN 125, M2, Nylon 6 (Digi P/N MA01617). Additionally, we recommend the use of a torque key with 10 cNm.
  • Page 127: Antenna Specification: 802.11B/G Antenna

    Note Dimensions are provided for reference purposes only. The actual antenna might vary. Antenna specification: 802.11b/g antenna Attributes Attribute Property Frequency 2.4 ~ 2.5GHz Power Output DB Gain 2dBi VSWR < or = 2.0 ConnectCore for i.MX51 Hardware Reference Manual...
  • Page 128: Ethernet 1

    Part Number DG-ANT-20DP-BG Dimensions Note Dimensions are provided for reference purposes only. The actual antenna might vary. Ethernet 1 Standard: IEEE 802.3/802.3u Physical layer: 10/100Base Data rate: 10/100 Mb/s Mode: Full or half duplex ConnectCore for i.MX51 Hardware Reference Manual...
  • Page 129: Wlan

    This module supports the DFS Client only between 5.25 - 5.35 GHz and 5.50 - 5.70 GHz bands. It does not support being DFS Master, or can it be connected to an Ad hoc network in these ConnectCore for i.MX51 Hardware Reference Manual...
  • Page 130 (5.470 to 5.725 GHz ~22 mW FCC 15.407) (5.725 to 5.850 GHz ~28 mW FCC 15.247) @ 6, 12, 18, 24, 36 and 54 Mb/s and @ 6.5, 13, 19.5, 26, 39,52, 58.5, 65 Mb/s ConnectCore for i.MX51 Hardware Reference Manual...
  • Page 131: Electrical Characteristics

    VLIO, the ConnectCore for i.MX51 will not be functional across the entire rated temperature of the product. As an example, when using the product at -20C, the ConnectCore for the i.MX51 will not be functional due to the internals state machine of the module PMIC.
  • Page 132: Supply Voltages

    (Linux or Windows CE) with a different driver configuration will show different current consumption values. The ConnectCore for i.MX51 module can be powered from an external battery (VLIO) or from a battery charger (VCHRG). Current drawn by the modules is different depending on the supply voltage used.
  • Page 133: On-Module Power Supplies

    Card. +3.3V of development board drawn from module. The ConnectCore for i.MX51 supports several power modes. The current drawn by the module is highly dependent on the power modes. To make some current measurements, five different power modes have been defined:...
  • Page 134: I/O Dc Parameters

    (GPIOxx/HSGPIOxx) DC parameters. The “xx” reference signifies the supply voltage level. Parameter Symbol Unit Supply Voltage xx = 18 1.65 1.95 xx = 27 2.775 xx = 33 High-level output voltage VDD-0.15 VDD+0.3 (Vol USB) VDD-0.43 VDD+0.3 Low-level output voltage 0.15 (Vol USB) 0.43 ConnectCore for i.MX51 Hardware Reference Manual...
  • Page 135 High-level output current - Low drive -2.1 - Medium drive -4.2 - High drive -6.3 - Max drive -8.4 Low-level output current - Low drive - Medium drive - High drive - Max drive ConnectCore for i.MX51 Hardware Reference Manual...
  • Page 136 Low-level output current - Low drive - Medium drive 10.2 - High drive 15.3 High-level input voltage 0.7 x VDD - Low-level input voltage 0.3 x VDD V Input Current (no/pull) µA Input Current (22kΩ/pull-up) µA ConnectCore for i.MX51 Hardware Reference Manual...
  • Page 137 Typ Max Unit Input Current (75kΩ/pull-up) µA Input Current (100kΩ/pull-up) µA Input Current (360kΩ/pull-down) Iin µA Keeper circuit resistance kΩ Output driver impedance Rout - Low drive - Medium drive Ω - High drive ConnectCore for i.MX51 Hardware Reference Manual...
  • Page 138 Module dimensions This section shows the dimensions of the ConnectCore for i.MX51 module, dimensions are in millimeters. Top view Bottom view Side view Connectors ConnectCore for i.MX51 Hardware Reference Manual...
  • Page 139: Top View

    Module dimensions Top view Top view ConnectCore for i.MX51 Hardware Reference Manual...
  • Page 140: Bottom View

    Module dimensions Bottom view Bottom view ConnectCore for i.MX51 Hardware Reference Manual...
  • Page 141: Side View

    Side view Connectors The ConnectCore for i.MX51 module uses two Berg/FCI connectors. The following table shows the reference number of the connectors used on the module and the reference number of the connectors used in the development board. The mated height of the module and the development board is 5mm.
  • Page 142: Regulatory Information

    Regulatory information The ConnectCore for i.MX51 product complies with the following standards. Federal Communication (FCC) regulatory information (USA only) Radio Frequency Interface (RFI) (FCC 15.105) This equipment has been tested and found to comply with the limits for a Class B digital device, pursuant to Part 15 of the FCC Rules.
  • Page 143: Modifications (Fcc 15.21)

    /or damage to devices operating in these frequency bands. Indoor/outdoor When the ConnectCore for i.MX51 module is installed in devices that can be used outdoors, the channels in the band 5150-5250 MHz must be disabled to comply with US and Canadian regulatory requirements.
  • Page 144: Declaration Of Conformity (Doc)

    Refer to the radio regulatory agency in the desired countries of operation for more information. CE mark (Europe) The ConnectCore for i.MX51 is certified for use in several European countries. For information, visit www.digi.com/resources/certifications. If the ConnectCore for i.MX51 is incorporated into a product, the manufacturer must ensure compliance of the final product with articles 3.1a and 3.1b of the RE Directive (Radio Equipment...
  • Page 145: International Emc Standards

    Regulatory information Federal Communication (FCC) regulatory information (USA only) International EMC standards The ConnectCore for i.MX51 meets the following standards: Standards Emissions FCC Part 15 Subpart B IS-003 Immunity EN 55022 EN 55024 Safety UL 60950-1 CSA C22.2, No. 60950-1 EN 60950-1 ConnectCore for i.MX51 Hardware Reference Manual...
  • Page 146: Maximum Power And Frequency Specifications

    13 overlapping channels each 22MHz wide and spaced at 5MHz. Centered at 2.412 to 2.472MHz. 165 overlapping channels each 22 or 40MHz 28 mW wide and spaced at 5MHz. Centered at 5180 to 5825MHz. ConnectCore for i.MX51 Hardware Reference Manual...

Table of Contents