Key M And Key B Connector - Advantech MIO-5373 User Manual

3.5" mi/o-compact sbc, 8th gen. intel core u-series i7/i5/i3/celeron, ddr4, emmc, hdmi, dp, 48-bit lvds, 2 gbe, m.2 b key 2280, dc-in 12-24v, imanager
Hide thumbs Also See for MIO-5373:
Table of Contents

Advertisement

A.3.25Key M and Key B Connector
Pin
Signal Pin Definition (Key M)
1
M.2_CONFIG_3 (GND)
2
+V3.3_M.2
3
GND
4
+V3.3_M.2
5
PCIE_KEY-M_R_RX9-
6
NC
7
PCIE_KEY-M_R_RX9+
8
WWAN_DISABLE#
9
GND
10
NC
11
PCIE_A_PCH_TXN3
12
+V3.3_M.2
13
PCIE_A_PCH_TXP3
14
+V3.3_M.2
15
GND
16
+V3.3_M.2
17
PCIE_KEY-M_RX8-
18
+V3.3_M.2
19
PCIE_KEY-M_RX8+
20
NC
21
M.2_CONFIG_0 (GND)
22
NC
23
PCIE_A_PCH_TXN2
24
NC
25
PCIE_A_PCH_TXP2
26
NC
27
GND
28
NC
29
PCIE_KEY-M_RX7-
30
UIM_A_RESET
31
PCIE_KEY-M_RX7+
32
UIM_A_CLK
33
GND
34
UIM_A_DATA
35
PCIE_A_PCH_TXN1
36
+VUIM_A_PWR
MIO-5373 User Manual
Pin
Signal Pin Definition (Key B)
1
M.2_CONFIG_3
2
+V3.3_M.2
3
GND
4
+V3.3_M.2
5
GND
6
NC
7
USB7_P+
8
WWAN_DISABLE#
9
USB7_KEYB_P-
10
NC
11
GND
12
13
14
15
B Key NC
16
17
18
19
20
NC
21
M.2_CONFIG_0
22
NC
23
PCIE_A_PCH_TXN2
24
NC
25
PCIE_A_PCH_TXP2
26
NC
27
GND
28
NC
29
PCIE_KEY-M_RX7-
30
UIM_A_RESET
31
PCIE_KEY-M_RX7+
32
UIM_A_CLK
33
GND
34
UIM_A_DATA
35
PCIE_A_PCH_TXN1
36
+VUIM_A_PWR
84

Advertisement

Table of Contents
loading

Table of Contents