System I/O Ports; Dma Channel Assignments; First Mb Memory Map - Advantech MIO-5373 User Manual

3.5" mi/o-compact sbc, 8th gen. intel core u-series i7/i5/i3/celeron, ddr4, emmc, hdmi, dp, 48-bit lvds, 2 gbe, m.2 b key 2280, dc-in 12-24v, imanager
Hide thumbs Also See for MIO-5373:
Table of Contents

Advertisement

B.1

System I/O Ports

Table B.1: System I/O Ports
Addr. Range (Hex)
00-1F
20-2D
2E - 2F
4E - 4F
50-52
60-6F
70-7F
80-9F
A0-BF
C0-DF
299-29A
29C-29D
2F8-2FF
3C0-3DF
3F8-3FF
4D0-4D1
B.2

DMA Channel Assignments

Table B.2: DMA Channel Assignments
Channel
0
1
2
3
4
5
6
7
B.3

First MB Memory Map

Table B.3: First MB Memory Map
Addr. Range (Hex)
E0000h - FFFFFh
D0000h - DFFFFh
C0000h - CFFFFh
A0000h - BFFFFh
A0000h - BFFFFh
00000h - 9FFFFh
MIO-5373 User Manual
Device
DMA Controller
Interrupt Controller
Motherboard resources
Motherboard resources
Timer/Counter
8042 (keyboard controller)
Real-time clock, non-maskable interrupt (NMI) mask
DMA page register
Motherboard resources
DMA controller
EC HM Index port and Data port
EC Index port and Data port
Communications Port (COM2)
Motherboard resources
Communications Port (COM1)
Motherboard resources
Function
Available
Available
Available
Available
Direct memory access controller
Available
Available
Available
Device
System board
PCI Bus
System board
PCI Bus
®
Intel
HD Graphic
System board
96

Advertisement

Table of Contents
loading

Table of Contents