Supermicro X10DBT User Manual page 85

Table of Contents

Advertisement

Chapter 4: AMI BIOS
Enable ADR
Select Enabled for ADR (Automatic Diagnostic Repository) support to enhance
memory performance. The options are Enabled and Disabled.
VMSE Lockstep Mode
Select Enabled to support the VMSE Lockstep mode, which will support Lock
step mode for the Intel Scalable Memory Interconnect 2 (Intel SMI 2) controller.
The options are 2:1 Mode.
NB Persistent Error
Select Enable to allow the system to properly handle the persistent errors oc-
curred in the North Bridge. The options are Enable and Disable.
SB Persistent Error
Select Enable to allow the system to properly handle the persistent errors oc-
curred in the South Bridge. The options are is Enable and Disable.
SB Error Threshold
Use this feature to set the threshold for South Bridge errors. When the number of
South Bridge errors reaches beyond the threshold, the system will automatically
take corrective actions. The default setting is 10.
Link Failure Threshold
Use this feature to set the link failure threshold. When the number reaches
beyond the threshold, the system will automatically take corrective actions. The
default setting is 7.
Refresh Options
Use this feature to set self-refresh mode The options are Acc Self Refresh
and 2x Refresh.
HA (Hash Mode) Early Write Post Mode
Select Enable to support memory hash-method-comparison mode when the
system is running at the early stage of POST (Power-On-Self-Test). The options
are is Enable and Disable.
MC Channel Hash Mode
Select Enabled to support the hash-method-comparison mode for the memory
controller to improve memory performance. The options are Enabled and Dis-
abled.
4-25

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

X10dbt-t

Table of Contents