Texas Instruments TMS320C674X User Manual page 4

(C0RXIMAX-C2RXIMAX)
3.13 EMAC Control Module Interrupt Core Transmit Interrupts Per Millisecond Registers
(C0TXIMAX-C2TXIMAX)
.................................................................................................................
4 MDIO Registers
4.1 MDIO Revision ID Register (REVID)
4.2 MDIO Control Register (CONTROL)
4.3 PHY Acknowledge Status Register (ALIVE)
4.4 PHY Link Status Register (LINK)
4.5 MDIO Link Status Change Interrupt (Unmasked) Register (LINKINTRAW)
4.6 MDIO Link Status Change Interrupt (Masked) Register (LINKINTMASKED)
4.7 MDIO User Command Complete Interrupt (Unmasked) Register (USERINTRAW)
4.8 MDIO User Command Complete Interrupt (Masked) Register (USERINTMASKED)
4.9 MDIO User Command Complete Interrupt Mask Set Register (USERINTMASKSET)
4.10 MDIO User Command Complete Interrupt Mask Clear Register (USERINTMASKCLEAR)
4.11 MDIO User Access Register 0 (USERACCESS0)
4.12 MDIO User PHY Select Register 0 (USERPHYSEL0)
4.13 MDIO User Access Register 1 (USERACCESS1)
4.14 MDIO User PHY Select Register 1 (USERPHYSEL1)
5 EMAC Module Registers
5.1 Transmit Revision ID Register (TXREVID)
5.2 Transmit Control Register (TXCONTROL)
5.3 Transmit Teardown Register (TXTEARDOWN)
5.4 Receive Revision ID Register (RXREVID)
5.5 Receive Control Register (RXCONTROL)
5.6 Receive Teardown Register (RXTEARDOWN)
5.7 Transmit Interrupt Status (Unmasked) Register (TXINTSTATRAW)
5.8 Transmit Interrupt Status (Masked) Register (TXINTSTATMASKED)
5.9 Transmit Interrupt Mask Set Register (TXINTMASKSET)
5.10 Transmit Interrupt Mask Clear Register (TXINTMASKCLEAR)
5.11 MAC Input Vector Register (MACINVECTOR)
5.12 MAC End Of Interrupt Vector Register (MACEOIVECTOR)
5.13 Receive Interrupt Status (Unmasked) Register (RXINTSTATRAW)
5.14 Receive Interrupt Status (Masked) Register (RXINTSTATMASKED)
5.15 Receive Interrupt Mask Set Register (RXINTMASKSET)
5.16 Receive Interrupt Mask Clear Register (RXINTMASKCLEAR)
5.17 MAC Interrupt Status (Unmasked) Register (MACINTSTATRAW)
5.18 MAC Interrupt Status (Masked) Register (MACINTSTATMASKED)
5.19 MAC Interrupt Mask Set Register (MACINTMASKSET)
5.20 MAC Interrupt Mask Clear Register (MACINTMASKCLEAR)
5.21 Receive Multicast/Broadcast/Promiscuous Channel Enable Register (RXMBPENABLE)
5.22 Receive Unicast Enable Set Register (RXUNICASTSET)
5.23 Receive Unicast Clear Register (RXUNICASTCLEAR)
5.24 Receive Maximum Length Register (RXMAXLEN)
5.25 Receive Buffer Offset Register (RXBUFFEROFFSET)
5.26 Receive Filter Low Priority Frame Threshold Register (RXFILTERLOWTHRESH)
5.27 Receive Channel Flow Control Threshold Registers (RX0FLOWTHRESH-RX7FLOWTHRESH)
5.28 Receive Channel Free Buffer Count Registers (RX0FREEBUFFER-RX7FREEBUFFER)
5.29 MAC Control Register (MACCONTROL)
5.30 MAC Status Register (MACSTATUS)
4
Contents
.............................................................................................
..............................................................................................
................................................................................
................................................................................
.......................................................................
....................................................................................
.....................................................................................................
.........................................................................
.........................................................................
..........................................................................
..........................................................................
....................................................................
.....................................................................
..........................................................................
.............................................................................
© 2011, Texas Instruments Incorporated
...................................
..................................
................................................................
............................................................
................................................................
............................................................
...................................................................
............................................
..........................................
........................................................
..................................................
.....................................................
............................................
..........................................
........................................................
..................................................
............................................
..........................................
........................................................
..................................................
......................................................
.........................................................
..............................................................
.........................................................
www.ti.com
68
69
70
70
71
72
72
73
74
..........................
75
.........................
76
.......................
77
.................
78
79
80
81
82
83
86
86
87
88
88
89
90
91
92
93
94
95
96
97
98
99
100
100
101
101
..................
102
105
106
107
107
.........................
108
........
108
.................
109
110
112
SPRUFL5B - April 2011
Submit Documentation Feedback