Advertisement
Timer/Counter0 Control
Register – TCCR0
1004D–09/01
Figure 30. Timer/Counter 0 Block Diagram
Bit
7
6
$33 ($53)
–
–
Read/Write
R
R
Initial Value
0
0
• Bits 7..3 – Res: Reserved Bits
These bits are reserved bits in the AT90S2323/2343 and always read zero.
• Bits 2, 1, 0 – CS02, CS01, CS00: Clock Select0, Bits 2, 1 and 0
The Clock Select0 bits 2, 1 and 0 define the prescaling source of Timer/Counter0.
Table 10. Clock 0 Prescale Select
CS02
CS01
0
0
0
0
0
1
0
1
1
0
1
0
1
1
1
1
AT90S/LS2323/2343
5
4
–
–
R
R
0
0
CS00
Description
0
Stop, the Timer/Counter0 is stopped.
1
CK
0
CK/8
1
CK/64
0
CK/256
1
CK/1024
0
External Pin T0, falling edge
1
External Pin T0, rising edge
3
2
1
0
–
CS02
CS01
CS00
R
R/W
R/W
R/W
0
0
0
0
T0
TCCR0
29
Advertisement
