Read And Write Timing - NS USBN9603 Manual

Universal serial bus full speed node controller with enhanced dma support
Table of Contents

Advertisement

5.0 MICROWIRE/PLUS Interface

5.2 READ AND WRITE TIMING

Data is read by shifting in the 2-bit command (CMD and the 6-bit address, RADDR or WADDR) while simultaneously shifting
out read data from the previous address.
Data can be written in standard or burst mode. Standard mode requires two bytes: one byte for the command and address
to be shifted in, and one byte for data to be shifted in. In burst mode, the command and address are transferred first, and
then consecutive data is written to that address. Burst mode is terminated when CS becomes inactive (high).
See Figure 15 for basic read timing, Figure 16 for standard write timing, and Figure 17 for write timing in burst mode.
CS
SK
SI
SO
CS
SK
SI
SO
www.national.com
(Continued)
8 Cycles
CMD = 0x ADDR
CMD = 0x ADDR
Undefined Data
Figure 15. Basic Read Timing
8 Cycles
CMD = 10 ADDR
Write Data
Undefined Data
Figure 16. Standard Write Timing
20
8 Cycles
8 Cycles
New Command
Read Data
Read Data
8 Cycles
8 Cycles
New Command
Read Data
Read Data

Advertisement

Table of Contents
loading

This manual is also suitable for:

Usbn9604

Table of Contents