Mitsubishi Electric FX5 User Manual page 146

Melsec iq-f series
Hide thumbs Also See for FX5:
Table of Contents

Advertisement

• Receive data and amount of data received
Receive data
Receiving
completed
SM8562
Cleared
when header
is received.
Amount of
data
received
SD8561
Receiving sum
(calculation result)
SD8564
Precautions
When odd data is received, the higher-order 8 bits of data of the last device holds the data received previously.
5 NON-PROTOCOL COMMUNICATION
144
5.7 Programming
Header
Data area
DLE
STX
35H
36H
37H
Low
High
Low
High
Low
order of
order of
order of
order of
order of
SD8623
SD8623
D200
D200
D201
Within the upper limit of number of
devices (bytes) to be received, that is
specified by "n2".
Range of data stored in data
registers
2
1
0
Increments each time
data is received.
00H
35H
6BH
Terminator
Sum data
38H
DLE
ETX
45H
44H
High
Low
High
High
Low
order of
order of
order of
order of
order of
D201
D202
D202
sum
sum
Not stored in
data registers.
6
5
4
3
The calculation
result is converted
into ASCII codes,
and compared.
A2H
DAH
EAH
EDH
The order is different from
the data area.
CR
LF
Set when
Reset it
receiving is
in the
completed.
program.
Cleared
when the
receiving
complete flag
is cleared.
00H

Advertisement

Table of Contents
loading

Table of Contents