IBM 2025 Maintenance Manual page 211

Processing unit
Table of Contents

Advertisement

l:ottom potentiometer.
4.
Look at the output on E3F2B13 and
adjust to 400 ns ±53 by varying the
bottom potentiometer.
4.12.2.3 Control Tag Singleshot CFA225)
1.
Turn section sense switch 4 on ..
2.
Sync
the scope on 01B-E3F2D02
(negative) ..
3.
Look at the output on E3F2D12 and
adjust to one microsecond (minimum) by
adjusting the upper potentiometer.
4 .• 12. 2. 4 Recalibrate Singleshots CFA611)
1..
Turn section sense switch 5 on.
2.
Sync the scope on 01B-C3C2B10
Cnega ti ve>.
3.
Look at the output on C3C2D11 and
aajust to 16 ms
±
53
by varying the
upper potentiometer.
4.
Sync the scope on 01B-C3C2D13
(negative).
5..
I.Dok at the output on C3C2D12 and
adjust to 16 ms ±
53
by varying the
lower potentiometer.
4.13 DAC--TIME DELAY CIRCUITS
4 .. 13.1 SPECIFICATIONS
The DAC contains two time-delay cards that
have two delay circuits on each card ..
These delay circuits are pluggable in
increments of
5
ns with a maximum of 125
ns
delay per circuit.
These circuits are plugged at 75 ns and
125 ra in the 2025 DAC.
4 .13 • 2 CHECK
1..
Loop *300 routine 05.
2.
Scope delays as indicated in Figure
4-9.
3.
Refer to ALD ZZ016 for card plugging if
necessary ..
4.14 1403 ATTACHMENT (FIGURE 4-10)
An optional integrated printer attachment
may
be
provided in the CPU.
This
attachment is capable of operating either a
4-10 (7/69)
Chan-1- Sync
+
Int.
018-D3 G2 802
Chan-2- Display
018-D3 G2 D13
Chan-1- Sync
+
Int.
018-D3 G2 D13
Chan-2- Display
018-D3 G2 802
Chan-1- Sync
+
Int.
018-D3 G2 D02
Chan-2- Display
018-D3 H2 802
_3vl_/
H15
~b
0
ns1-
_3vl_V
t
\'------
\~_
.3V
1)
\
f
/-125
:"J
0
ns~
'---------
.3V
j_y
\~-
f
\_
Figure 4-
9.
DAC
T
irne Delay
1403-2, 1403-7, or 1403-Nl printer.
The
attachment is housed in the CPU frame on
the A-gate.
Three boards. B3 • C3, and D3,
contain the control logic.
A fourth board,
H-Pl, contains hammer, magnet, and
indicator drivers, including associated
interface circuitry for the printer.
The
H-Pl board is located in the power tower.
The integrated printer attachment uses
SLT circuits of the 30 nanosecond group for
all areas except for the hammer and magnet
drivers, and interface to the printer.
The
hammer and magnet drivers are mounted on
SLT cards and use discrete transistors
capable of providing the current necessary
to operate the printer.
The hammer driver
and the switch level set cards contain SLD
modules of the 100-nanosecond group.
The print buff er consists of 168
positions of 13 bits.
Of
the 13 bits, nine
are used for data and parity.
The
rerraining four bits are used for checking
purposes.
4.14.1 TIMING (FIGURE 4-11)
The attachment clock for the 1403 11.odel 2
or 7 is an eight-point clock controlled by
a 720-KHz oscillator having a ± 0.13
stability.
'Ihe clock runs only during
printing and produces 11.1-microsecond
pulses.
The attachment clock for the 1403 Model
Nl is an eight-point clock controlled
by
a
1667-KHz oscillator having a ±0. 033
stability.
The clock runs only during

Advertisement

Table of Contents
loading

Table of Contents