Mx5, Mx10, Mx40, And Mx80 Hardware Overview - Juniper MX5 Hardware Manual

MX5, MX10, MX40, and MX80 Universal Routing Platforms Hardware Guide
20
Multichassis link aggregation group (MC-LAG) implementation supports stateful
chassis, card, and port redundancy.
Application-Aware Networking—On MX Series routers you can use deep packet
inspection to detect applications, and by using the user-defined policies, you can
determine traffic treatment for each application. This feature enables highly customized
and differentiated services at scale.
Programmable Chipset—The chipset implemented in the MX Series routers has a
programmable forwarding data structure that allows fast microcode changes in the
hardware itself, and a programmable lookup engine that allows inline service processing.
the chip's programmable QoS engine supports coarse and fine-grained queuing to
address the requirements of core, edge, and aggregation use cases.
Junos Continuity and Unified In-Service Software Upgrade (Unified ISSU)—With the
Junos continuity plug-in package, you can perform a smooth upgrade when new
hardware is installed in your MX Series router.
Unified in-service software upgrade (unified ISSU) enables software upgrades and
changes without disrupting network traffic.
Junos Telemetry Interface—Using the Junos telemetry interface data, you can stream
component-level data to monitor, analyze, and enhance the performance of the
network. Analytics derived from this streaming telemetry can identify current and
trending congestion, resource utilization, traffic volume, and buffer occupancy.
Integrated Hardware-Based Timing—You do not need to use external clocks because
MX Series routers support highly scalable and reliable hardware-based timing, including
Synchronous Ethernet for frequency, and the Precision Time Protocol (PTP) for
frequency and phase synchronization. Synchronous Ethernet and PTP can be combined
in a hybrid mode to achieve a high level of frequency (10 ppb) and phase (<1.5 uS)
accuracy.

MX5, MX10, MX40, and MX80 Hardware Overview

The routers each contain a built-in Routing Engine and one Packet Forwarding Engine.
The Packet Forwarding Engine has two "pseudo" Flexible PIC Concentrators (FPC 0 and
FPC1). Because there is no switching fabric, the single Packet Forwarding Engine takes
care of both ingress and egress packet forwarding.
The routers are compact and two rack units (U) tall. Several routers can be stacked in a
single floor-to-ceiling rack for increased port density per unit of floor space.
For scalable configuration options you can install a variety of Modular Interface Cards
(MICs) in the two front slots of the router, and the optional Multiservices MIC can be
installed in the rear slot. Software licenses allow you to upgrade from one router to
another without a hardware upgrade. The ports are restricted based on the router's
associated license as follows:
Copyright © 2019, Juniper Networks, Inc.