Mitsubishi MELSEC Q Series Reference Manual page 348
With melsec communication protocol
Hide thumbs
Also See for MELSEC Q Series:
- Programming manual (1296 pages) ,
- User manual (814 pages) ,
- Structured programming manual (268 pages)
Advertisement
External device
side
(Refer to section 5.1.)
S
T
X
(Data name)
Programmable
H –
H
L
H
L
controller CPU side
0
F
E
2
0
(Example)
02
30
30
46
45
32
H
H
H
H
H
(Refer to section 3.3.1.)
(6 characters)
H
–
–
D
0
0
0
44
2A
30
30
30
H
H
H
H
(Refer to section 3.3.1.)
H
L
H
–
–
M
0
0
0
4D
2A
30
30
30
H
H
H
H
0
M
M
0
7
H L
H
–
–
0
1
0
0
0
30
31
30
30
30
H
H
H
H
3 - 288
3 WHEN COMMUNICATING USING THE QnA COMPATIBLE 3E/3C/4C FRAMES OR 4E FRAME
• When the "Word/byte units designation" in GX Works2 or GX
Configurator-SC is set to "1" (byte units)
(Refer to section 3.17.1.)
–
L
H
L
H
L
H
L
H
L
1
0
2
1
2
0
1
0
1
0
0
31
30
32
30
31
30
32
30
31
30
31
H
H
H
H
H
H
H
H
H
H
H
H
Each of
registered counts
(Refer to section 3.1.7.)
(Word device
D0 value
D1 value
(hexadecimal)
(hexadecimal)
–
–
L
H –
–
L
L
–
–
H L
–
0
0
0
0
0
0
4
0
8
0
0
3
0
30
30
30
30
30
30
34
30
38
30
30
33
30
H
H
H
H
H
H
H
H
H
H
H
H
H
(Refer to section 3.1.7.)
Data read
(Bit device 1
Status of
Status of
M0 to M15
M16 to M31
(4 characters)
(4 characters)
–
–
L
H –
–
L
L
–
–
H L
–
0
0
0
0
0
0
2
3
1
1
1
4
9
30
30
30
30
30
30
32
33
31
31
31
34
39
H
H
H
H
H
H
H
H
H
H
H
H
H
3
1
1
1
0 1
1
0 0 0 1 0 0 0 1 0 0 0 1
M
M
M
M
M
M
M
M
M
M
M
M
M
M
0
0
0
0
0
0
0
1
1
1
1
1
1
0
0
6
5
4
3
2
1
0
5
4
3
2
1
0
9
8
E
T
X
–
–
L
H –
–
L
L
–
–
H
H L
0
0
0
0
0
0
1
0
1
0
0
6
30
30
30
30
30
30
31
30
31
30
30
03
36
H
H
H
H
H
H
H
H
H
H
H
H
H
CPU information
0000 : Normal
0001 : Module warning being generated
0002 : Module error/module system error being generated
: Fixed value
(Refer to section 3.3.1.)
Data read
1 block)
D2 value
D3 value
(hexadecimal)
(hexadecimal)
–
H L
–
–
H L
–
–
H
H
1
0
4
5
1
5
0
0
2
8
W
0
31
30
34
35
31
35
30
30
32
38
57
2A
30
H
H
H
H
H
H
H
H
H
H
H
H
H
H
block)
Data order for the number
of registered bit blocks
–
H
4
8
34
38
H
H
H
Data order of CPU information
2
32
H
H
(Refer to section 3.1.7.)
(Word device
W100 value
(6 characters)
(hexadecimal)
–
–
–
–
L
H
–
–
L
L
–
–
H
0
0
1
0
0
0
0
0
8
7
0
0
9
30
30
31
32
30
30
30
30
38
37
30
30
39
H
H
H
H
H
H
H
H
H
H
H
H
H
Data read
2 block)
W107 value
(hexadecimal)
–
–
–
L
–
–
H
3
1
0
1
33
31
30
31
H
H
H
H
Data order for the number
of registered word blocks
3- 288
Hide quick links:
Advertisement
