Brother HL-2700CN Service Manual page 98

Hide thumbs Also See for HL-2700CN:
Table of Contents

Advertisement

2.3.2
Circuit
(1)
CPU block
• Model name:
• Clock speed:
• Cache memory: 32KB (Command cache) / 32KB (Data cache)
• Bus width:
• Appearance:
(2)
ASIC block
• Model name:
• Appearance:
• Functions:
(3)
ROM block
The ROM stores the CPU control program and font data. ROMs used are an
8Mbytes masked ROM, and an 8 Mbytes flash ROM which can be rewritten
on the board.
<Masked ROM>
• Access time:
• Appearance:
<Flash ROM>
• Model name:
• Access time:
• Appearance:
TMPR4955BFG-300,
MIPS 64bit RISC CPU manufactured by TOSHIBA
100MHz (external) / 300MHz (internal)
32bit (external) / 64bit (internal)
Internal Floating Point Unit (FPU)
160-pin QFP
MB87M4240 manufactured by Fujitsu
576pin BGA
∗ Controls CPU
∗ Controls memory
∗ Controls interrupts
∗ Timer
∗ External interfaces (Centronics, PCI, IDE, Compact Flash, USB)
∗ Engine interface (Video signal control, LVDS)
∗ Supports Software
less than 100nsec.
48pin TSOP
MBM29DL32BD-90 manufactured by Fujitsu
less than 90nsec.
48-pin TSOP
IV-45

Advertisement

Table of Contents
loading

Table of Contents