Mmcfg Base; Iio 1 Pcie Port Bifurcation Control; Cpu1 Slot 3 Pci-E 3.0 X8 (In X16) Link Speed; Cpu1 Slot 6 Pci-E 3.0 X16 Link Speed - Supermicro Supero X9SRH-7F User Manual

Table of Contents

Advertisement

MMCFG BASE

This feature allows the user to specify a base address computation (for
ACPI base address reporting) for regions that do not start at bus 0. The
options are 0x80000000, 0xA0000000, and 0xC0000000.

IIO 1 PCIe Port Bifurcation Control

CPU1 Slot 3 PCI-E 3.0 x8 (in x16) Link Speed

This feature enables the user to select the target link speed for this slot.
The options are GEN1, GEN2 and GEN3.

CPU1 Slot 6 PCI-E 3.0 x16 Link Speed

This feature enables the user to select the target link speed for this slot.
The options are GEN1, GEN2 and GEN3.
DIMM Configuration
Memory Configuration
This section displays memory status such as Current Memory Mode,
Memory Speed, Mirroring and Sparing information.

DIMM Information

This feature displays information regarding the installed memory.

Memory Mode

The options are Independent, Mirroring, Lockstep and Sparing.
Independent - All DIMMs are available to the operating system.
Mirroring - The motherboard maintains two identical copies of all
data in memory for redundancy.
Lockstep - The motherboard uses two areas of memory to run the
same set of operations in parallel.
Sparing - Memory sparing occurs when on-demand inactive mem-
ory is automatically activated by the system to temporarily replace
failed memory until a service action can be performed.
Note: The options may vary depending on the number of DIMMs
installed per channel.

DRAM RAPL Mode

RAPL which stands for Running Average Power Limit is a feature that
provides mechanisms to enforce power consumption limits on supported
4-9
Chapter 4: AMI BIOS

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

Supero x9srh-7tf

Table of Contents