Specifications
Typical for 25 °C unless otherwise specified.
Specifications in italic text are guaranteed by design.
The counter frequency sources and 3.3 V compatibility apply to hardware manufactured
at revision 3 and later
The clock input frequency sources and compatibility with a 3.3 V signaling environment that are listed in
this specification apply to hardware built at revision 3 and later.
Digital input / output
Digital type
Number of I/O
Configuration
Input high voltage
Input low voltage
Output high voltage
Output low voltage
Data transfer
Power-up / reset state
Din strobe
Din strobe pulse width high/low
Data setup to Din strobe
Data hold from Din strobe
Interrupt
Number of user interrupts
PCI Interrupt
Interrupt enables
Interrupt sources
Table 4-1. Digital I/O specifications
Discrete, 5V/TTL compatible
Output: 74ACT273
Input:
74LS373
8 input, 8 output
1 bank of 8 as output, 1 bank of 8 as strobed input
2.0 V min, 7.0 V absolute max
0.8 V max, –0.5 V absolute min
3.94 volts min @ -24 mA (Vcc = 4.5 V)
0.36 volts max @ 24 mA (Vcc = 4.5 V)
Programmed I/O
Digital outputs reset to TTL low
Active low latch enable input, internally pulled high through 10 KOhm resistor
15 nS min
5 nS min
20 nS min
Table 4-2. Interrupt specifications
One
PCI INTA# - mapped to IRQn via PCI BIOS at boot-time
External: IRQ ENABLE, active low, disabled by default through internal
resistor to TTL high) and programmable through PCI9030-AA60PI; 0 =
disabled, 1 = enabled (default)
External: IRQ IN, polarity programmable through PCI9030-AA60PI;
1 = active high, 0 = active low (default).
IRQ IN maps to PLX 9030 LINT1.
4-1
Chapter 4
Need help?
Do you have a question about the PCI-CTR05 and is the answer not in the manual?
Questions and answers