Safety Recommendations And Warnings; Electrostatic Discharge; Electromagnetic Compatibility; Features - Enclustra Mercury+ XU6 User Manual

1.1.5

Safety Recommendations and Warnings

Mercury+ modules are not designed to be "ready for operation" for the end‐user. These can only be used
in combination with suitable base boards. Proper configuration of the hardware before usage is required.
Ensure that the power supply is disconnected from the board before inserting or removing the Mercury+
XU6 SoC module, connecting interfaces, or connecting jumpers.
Touching the capacitors of the DC‐DC converters can lead to voltage peaks and permanent damage;
over‐voltage on power or signal lines can also cause permanent damage to the module.
1.1.6

Electrostatic Discharge

Electronic boards are sensitive to electrostatic discharge ﴾ESD﴿. Ensure that the product is handled with
care and only in an ESD‐protected environment.
1.1.7

Electromagnetic Compatibility

The Mercury+ XU6 SoC module is a Class A product ﴾as defined in IEC 61000‐3‐2 standard﴿ and is not
intended for use in domestic environments. The product may cause electromagnetic interference, for
which appropriate measures must be taken.
1.2

Features

Xilinx Zynq® UltraScale+™ MPSoC
XCZU2CG/XCZU2EG/XCZU3EG/XCZU4CG/XCZU4EV/XCZU5EV device
SFVC784 package
Dual‐/Quad‐core ARM® Cortex™‐A53 MPCore™ up to 1.333 GHz
Dual‐core ARM® Cortex™‐R5 MPCore™ up to 533 MHz
Mali‐400 MP2 GPU ﴾not for CG variants﴿
H.264 / H.265 Video Codec ﴾only for EV variants﴿
Xilinx 16nm FinFET+ FPGA fabric
Real‐time clock
PCIe Gen2
USB 3.0 ﴾Xilinx built‐in USB 3.0 hard block using GTR lines﴿
14 ARM peripheral I/Os ﴾SPI, SDIO, CAN, I2C, UART﴿
240 FPGA I/Os ﴾single‐ended, differential or analog﴿
148 HP I/Os
144 I/Os up to 1.8V
4 I/Os up to 3.3V ﴾routed via level shifters﴿
92 HD I/Os ﴾up to 3.3 V﴿
ZU2CG/ZU2EG/ZU3EG
4 MGT channels
4 GTR channels @ 6 Gbit/s
4 reference clock inputs
4 GTR reference clock inputs
ZU4CG/ZU4EV/ZU5EV
8 MGT channels
4 GTH channels @ 12.5 Gbit/s
4 GTR channels @ 6 Gbit/s
6 reference clock inputs
2 GTH reference clock inputs
4 GTR reference clock inputs
PCIe Gen3
D‐0000‐464‐001
4 ﴾Xilinx built‐in PCIe hard block using GTR lines﴿
4 ﴾Xilinx built‐in PCIe integrated block using GTH lines﴿
7 / 60 Version 03, 24.10.2023