Toshiba TLCS-900/L1 Series Manual page 164

Original cmos 16-bit microcontroller
Hide thumbs Also See for TLCS-900/L1 Series:
Table of Contents

Advertisement

6. The 7th byte is used to send information of the measured frequency.
The controller should check that the frequency of the resonator is measured
correctly.
7. The receive data in the 8th byte is the baud rate modification data. The five kinds
of baud rate modification data shown in Table 3.13.3 are available. Even when you
do not change the baud rate, be sure to send the initial baud rate data (28H; 9600
bps). Baud rate modification becomes effective after the echo back transmission is
completed.
8. The 9th byte is used to echo back the received data to the controller when the data
received in the 8th byte is one of the baud rate modification data corresponding to
the device's operating frequency. Then the baud rate is changed. If the received
baud rate data does not correspond to the device's operating frequency, the device
goes to an idle state after sending 3 bytes of baud rate modification error code
(62H).
9. The receive data in the 10th byte through n'th – 4 byte is received as binary data
in extended Intel Hex format. No received data is echoed back to the controller.
The RAM loader processing routine ignores the received data until it receives the
start mark (3AH for ":") in extended Intel Hex format. Nor does it send error code
to the controller. After receiving the start mark, the routine receives a range of
data from the data length to checksum and writes the received data to the
specified RAM addresses successively.
After receiving one record of data from start mark to checksum, the routine goes
to a start mark waiting state again.
If a receive error or checksum error of extended Intel Hex format occurs, the
device goes to an idle state without returning error code to the controller.
Because the RAM loader processing routine executes a SUM calculation routine
upon detecting the end record, the controller should be placed in a SUM waiting
state after sending the end record to the device.
10. The n'th – 3 byte and the n'th – 2 byte are the SUM value that is sent to the
controller in order of upper byte and lower byte. For details on how to calculate
the SUM, refer to "Notes on SUM" in the latter page of this manual. The SUM
calculation is performed only when no write error, receive error, or extended Intel
Hex format error has been encountered after detecting the end record. Soon after
calculation of SUM, the device sends the SUM data to the controller. The
controller should determine whether writing to the RAM has terminated normally
depending on whether the SUM value is received after sending the end record to
the device.
11. After sending the SUM, the device goes to a state waiting for the user program
start code. If the SUM value is correct, the controller should send the user
program start command to the n'th – 1 byte. The user program start command is
C0H.
12. The n'th byte is used to echo back the user program start code to the controller.
After sending the echo back to the controller, the stack pointer is set to 105FH and
the boot program jumps to the first address that is received as data in extended
Intel Hex format.
13. If the user program start code is wrong or a receive error occurs, the device goes to
an idle state after returning three bytes of error code to the controller.
91C829-162
TMP91C829
2006-03-15

Advertisement

Table of Contents
loading

This manual is also suitable for:

Tmp91c829

Table of Contents